Filter
Top Products
PRELIMINARY
CY7C2561KV18, CY7C2576KV18
CY7C2563KV18, CY7C2565KV18
Document Number: 001-15887 Rev. *E Page 25 of 29
Switching Waveforms
Read/Write/Deselect Sequence
[32, 33, 34]
Figure 6. Waveform for 2.5 Cycle Read Latency
t
KH
t
KL
t
CYC
t
KHKH
t
t
tt
SA HA
SC HC
t
HD
t
SC
t
HC
A0 A1
A2
A3
t
t
SD
HD
t
SD
D11
D10
D12
D13
D30
D31
D32 D33
D
A
WPS
RPS
K
K
t
NOPREAD
NOP
WRITE
READ
WRITE
1
23 4
567
8
CQ
CQ
Q
t
CQOH
CCQO
t
CLZ
t
t
CO
t
DOH
t
CQDOH
CQD
t
t
CHZ
t
CQOH
CCQO
t
t
QVLD
QVLD
QVLD
DON’T CARE UNDEFINED
(Read Latency = 2.5 Cycles)
Q00
Q01
Q20Q02 Q21
Q03
Q22 Q23
t
CQH
t
CQHCQH
Notes
32.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1.
33.Outputs are disabled (High-Z) one clock cycle after a NOP.
34.In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11, Q22 = D12, and Q23 = D13. Write data is forwarded immediately as read results. This note
applies to the whole diagram.
[+] Feedback