Chapter 4 135
Each PEIM entry point used in 80_PORT
Code Description
0x00
0x01 PEI_EVENT_LOG
0xA1 PEI_OEM _SERVICE
0xA2 PEI_SIO_INIT
0xA3 PEI_MONO_ST ATUS_CODE
0xA4 PEI_CPU_IO_PCI_CFG
0x06 PEI_CPU_ IO
0x07 PEI_PCI_CF G
0xA5 PEI_CPU_PE IM
0xA6 PEI_PLA TFORM_STAGE1
0xA7 PEI_V ARIABLE
0xA8
0x0C
PEI_SB_INIT
PEI_CAPSULE
0xAA PEI_PLA TFORM_STAGE2
0xAC PEI_SB_SMBUS_ARP_DISABLED
0x0F PEI_HOST_T O_SYSTEM
0x40 PEI_MEMOR Y_INIT
0x41 PEI_S3_ RESUME
0xAD PEI_CLOCK_GEN
0xAB PEI_OP_PRESENCE
0xAE PEI_FIND_FV
0x16 PEI_H2 O_DEBUG_IO
0x17 PEI_H2 O_DEBUG_COMM
0x16~0x1
F
PEI_RESERVED
0x20~0x2
E
PEI_OEM_DEFINED
0xAF PEI_DXE_IPL
Each Driver entry point used in 80_PORT
Code Description
0x30 RESER VED
0xB6 DXE_CRC32_SECTION_E XTRACT
0xB8 SCRIP T_SAVE
0xB9 ACPI_S3_SA VE
0xBA SMA RT_TIMER
0xBB JPEG_DE CODER
0xBC PCX_DECODER
0xBE HT_CPU / MP_CPU
0xBF LEGAC Y_METRONOME
0xC0 FT WLITE