Filter
Top Products
ASUS CUV4X-M User’s Manual 61
4. BIOS SETUP
4. BIOS SETUP
Read Around Write [Enabled]
With the Read Around Write (RAW) feature, after the CPU issues a write
command, the memory controller stores the write data in its buffer so that
next time the CPU needs the data, it can provide them without accessing the
SDRAM. Configuration options: [Disabled] [Enabled]
CPU-DRAM Back-Back Transaction [Enabled]
Configuration options: [Enabled] [Disabled]
Delayed Transaction [Disabled]
When [Enabled], this frees the PCI Bus when the CPU is accessing 8-bit
ISA cards that normally consume about 50-60 PCI Clocks without PCI de-
layed transaction. Select [Disabled] for ISA cards that are not PCI 2.1 com-
pliant. Configuration options: [Enabled] [Disabled]
PCI to DRAM Prefetch [Disabled]
Configuration options: [Disabled] [Enabled]
Byte Merge [Disabled]
To optimize the data transfer on PCI, this merges a sequence of individual
memory writes (bytes or words) into a single 32-bit block of data. However,
byte merging may only be done when the bytes within a data phase are in a
prefetchable address range. Configuration options: [Disabled] [Enabled]
DRAM Read Latch Delay [0.5 ns]
Configuration options: [0.0 ns] [0.5 ns] [1.0 ns] [1.5 ns]
MD to HD Delay [Auto]
Configuration options: [Auto] [0 T] [1 T]
AGP Capability [4X Mode]
This motherboard supports the AGP 4x interface, which transfers video data
at 1066MB/s. Since AGP 4x is backward-compatible, you may leave the
default [4X Mode] on no matter you are using an AGP 1x or 2x video card.
When set to [1X Mode], the AGP interface will only provide a peak data
throughput of 266MB/s even if you are using an AGP 2x/4x card. When set
to [2X Mode], the AGP interface will only provide a peak data throughput
of 533MB/s even if you are using an AGP 4x card. Configuration options:
[1X Mode] [2X Mode] [4X Mode]
Graphics Window Size [64MB]
This feature allows you to select the size of mapped memory for AGP graphic
data. Configuration options: [4MB] [8MB] [16MB] [32MB] [64MB]
[128MB] [256MB]
Chip Configuration