Asus M2N-MX SE Computer Hardware User Manual


  Open as PDF
of 88
 
ASUS M2N-MX SE
2-25
SouthBridge MCP61 chipset Conguration
MCP61(SB) to K8(CPU) Freq Auto [Disabled]
MCP61(SB) to K8(CPU) Frequency [1000 MHz]
MCP61(SB) to K8(CPU) Linkwidth [16 16]
Hyp er Transport Configuratio n
2.4.3 Onboard Devices Configuration
Congure ITE8712 Super IO Chipset
Serial Port1 Address [3F8/IRQ4]
Parallel Port Address [378]
Parallel Port Mode [Normal]
Parallel Port IRQ [IRQ7]
Serial Port1 Address [3F8/IRQ4]
Allows you to select the Serial Port1 base address. Conguration options:
[Disabled] [3F8/IRQ4][2F8/IRQ3] [3E8/IRQ4] [2E8/IRQ3]
Parallel Port Address [378]
Allows you to select the Parallel Port base addresses.
Conguration options: [Disabled] [378] [278] [3BC]
Parallel Port Mode [Normal]
Allows you to select the Parallel Port mode.
Conguration options: [Normal] [EPP] [ECP] [EPP+ECP]
ECP Mode DMA Channel [DMA3]
Appears only when the Parallel Port Mode is set to [ECP]. This item
allows you to set the Parallel Port ECP DMA.
Conguration options: [DMA0] [DMA1] [DMA3]
MCP61(SB) to K8(CPU) Freq Auto [Disabled]
Conguration options: [Enabled] [Disabled]
MCP61(SB) to K8(CPU) Frequency [1000 MHz]
Conguration options: [200 MHz] [400 MHz] [800 MHz] [1000 MHz]
MCP61(SB) to K8(CPU) LinkWidth [16 16 ]
 previous next