Filter
Top Products
CY7C1246V18, CY7C1257V18
CY7C1248V18, CY7C1250V18
Document Number: 001-06348 Rev. *D Page 19 of 27
Power Up Sequence in DDR-II+ SRAM
DDR-II+ SRAMs must be powered up and initialized in a
predefined manner to prevent undefined operations. During
power up, when the DOFF is tied HIGH, the DLL is locked after
2048 cycles of stable clock.
Power Up Sequence
■ Apply power with DOFF tied HIGH (all other inputs can be HIGH
or LOW)
❐ Apply V
DD
before V
DDQ
❐ Apply V
DDQ
before V
REF
or at the same time as V
REF
■ Provide stable power and clock (K, K) for 2048 cycles to lock
the DLL
DLL Constraints
■ DLL uses K clock as its synchronizing input. The input must
have low phase jitter, which is specified as t
KC Var
.
■ The DLL functions at frequencies down to 120 MHz.
■ If the input clock is unstable and the DLL is enabled, then the
DLL may lock onto an incorrect frequency, causing unstable
SRAM behavior. To avoid this, provide 2048 cycles stable clock
to relock to the desired clock frequency.
Power Up Waveforms
Figure 3. Power Up Waveforms
K
K
Fix HIGH (tie to V
DDQ
)
V
DD
/V
DDQ
DOFF
Clock Start (Clock Starts after V
DD
/V
DDQ
is Stable)
Unstable Clock > 2048 Stable Clock
Start Normal
Operation
~
~
~
~
V
DD
/V
DDQ
Stable (<
+
0.1V DC per 50 ns)
[+] Feedback [+] Feedback