Filter
Top Products
Advanced/RH Technical Product Specification •• Page 29
Appendix D −− I/O Map
Address (hex) Size Description
0000 - 000F 16 bytes PIIX - DMA 1
0020 - 0021 2 bytes PIIX - Interrupt
002E - 002F 2 bytes Ultra I/O configuration
0040 - 0043 4 bytes PIIX - Timer 1
0048 - 004B 4 bytes PIIX - Timer 2
0060 1 byte Keyboard Controller
0061 1 byte PIIX - NMI, speaker
0064 1 byte Kbd Controller,
0070, bit 7 1 bit PIIX - Enable NMI
0070, bits 6:0 7 bits PIIX - Real Time
0071 1 byte PIIX - Real Time
0078 1 byte Reserved - Brd.
0079 1 byte Reserved - Brd.
0080 - 008F 16 bytes PIIX - DMA Page
00A0 - 00A1 2 bytes PIIX - Interrupt
00C0 - 00DE 31 bytes PIIX - DMA 2
00F0 1 byte Reset Numeric Error
0170 - 0177 8 bytes Secondary IDE
01F0 - 01F7 8 bytes Primary IDE Channel
0200 - 0207 8 bytes Game Port
0220 - 022F 8 bytes
0278 - 027B 4 bytes Parallel Port 2
02F8 - 02FF 8 bytes On-Board Serial Port 2
0330 - 0331 1 bytes MPU - 401 (MIDI)
0376 1 byte Sec IDE Chan Cmd
0377 1 byte Sec IDE Chan Stat
0378 - 037F 8 bytes Parallel Port 1
Address (hex) Size Description
0388 - 038B 4 bytes
03B4 - 03B5 2 bytes
03BA 1 byte
03BC - 03BF 4 bytes Parallel Port 3
03C0 - 03CA 12 bytes
03CC 1 byte
03CE - 03CF 2 bytes
03D4 - 03D5 2 bytes
03DA 1 byte
03E8 - 03EF 8 bytes Serial Port 3
03F0 - 03F5 6 bytes Floppy Channel
03F6 1 byte Pri IDE Chan
03F7 (Write) 1 byte Floppy Chan 1
03F7, bit 7 1 bit Floppy Disk
03F7, bits 6:0 7 bits Pri IDE Chan
03F8 - 03FF 8 bytes On-Board Serial
LPT + 400h 8 bytes ECP port, LPT
04D0 - 04D1 2 bytes Edge/Level
0608 - 060B 4 bytes
0CF8* 4 bytes PCI Config
0CF9 1 byte Turbo & Reset
0CFC-0CFF 4 bytes PCI Config Data
0FF0 - 0FF7 8 bytes
FF00 - FF07 8 bytes IDE Bus Master
FFA0 - FFA7 8 bytes IDE primary
FFA8 - FFAF 8 bytes IDE secondary
Table D-1. Advanced/RH I/O Address Map
I/O Port 78 is reserved for BIOS use. Port 79 is a read only port, the bit definitions are shown below in Table D-2.
Bit # Description Bit = 1
Bit = 0
0 Reserved n/a
n/a
1 Soft Off capable power supply present No
Yes
2 Onboard Audio present Yes
No
3 External CPU clock Table B-2
Table B-2
4 External CPU clock Table B-2
Table B-2
5 Setup Disable Enable access
Disable access
6 Clear CMOS Keep values
Clear values
7 Password Clear Keep password
Clear password
Table D-2. Advanced/RH Port 79 Definition