![](http://pdfasset.owneriq.net/9/8f/98f98dcd-c156-4248-9519-79d06f36cc07/98f98dcd-c156-4248-9519-79d06f36cc07-bg1b.png)
Hardware Setup 2-19
(15). System Management Bus Headers
This header is reserved for system management bus (SM bus). The SM bus is a specific implementation
of an I
2
C bus. I
2
C is a multi-master bus, which means that multiple chips can be connected to the same
bus and each one can act as a master by initiating a data transfer. If more than one master simultaneously
tries to control the bus, an arbitration procedure decides which master gets priority.
User’s Manual