Filter
Top Products
CY7C1347G
Document #: 38-05516 Rev. *F Page 13 of 22
Figure 6. Write Cycle Timing
[16, 17]
Switching Waveforms (continued)
t
CYC
t
CL
CLK
ADSP
t
ADH
t
ADS
ADDRESS
t
CH
OE
ADSC
CE
t
AH
t
AS
A1
t
CEH
t
CES
BWE,
BW[A :B]
D
ata Out (Q)
High-Z
ADV
BURST READ BURST WRITE
D(A2) D(A2 + 1) D(A2 + 1)
D(A1)
D(A3) D(A3 + 1) D(A3 + 2)D(A2 + 3)
A2 A3
Data In (D)
Extended BURST WRITE
D(A2 + 2)
Single WRITE
t
ADH
t
ADS
t
ADH
t
ADS
t
OEHZ
t
ADVH
t
ADVS
t
WEH
t
WES
t
DH
t
DS
GW
t
WEH
t
WES
Byte write signals are
ignored for rst cycle when
ADSP initiates burst
ADSC extends burst
ADV suspends burst
DON’T CARE
UNDEFINED
Note
17.Full width write can be initiated by either GW
LOW, or by GW HIGH, BWE LOW, and BW
x
LOW.
[+] Feedback