Filter
Top Products
CY7C138, CY7C139
Document #: 38-06037 Rev. *D Page 12 of 17
Figure 14. Interrupt Timing Diagrams
Notes
31.t
HA
depends on which enable pin (CE
L
or R/W
L
) is deasserted first.
32.t
INS
or t
INR
depends on which enable pin (CE
L
or R/W
L
) is asserted last.
Switching Waveforms (continued)
WRITE FFF
t
WC
t
HA
READ FFF
t
RC
t
INR
WRITE FFE
t
WC
READ FFE
t
INR
t
RC
ADDRESS
R
CE
L
R/W
L
INT
L
OE
L
ADDRESS
R
R/W
R
CE
R
INT
L
ADDRESS
R
CE
R
R/W
R
INT
R
OE
R
ADDRESS
L
R/W
L
CE
L
INT
R
t
INS
t
HA
t
INS
Left Side Sets INT
R
:
Right Side Clears INT
R
:
Right Side Sets INT
L
:
Left Side Clears INT
L
:
[31]
[31]
[32]
[32]
[32]
[32]
[+] Feedback