Cypress CY8C22213 Computer Hardware User Manual


 
CY8C22113, CY8C22213
PSoC
®
Programmable System-on-Chip™
Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600
Document Number: 38-12009 Rev. *F Revised December 11, 2008
Features
Powerful Harvard Architecture Processor
M8C Processor Speeds to 24 MHz
Low Power at High Speed
3.0 to 5.25 V Operating Voltage
Industrial Temperature Range: -40°C to +85°C
Advanced Peripherals (PSoC Blocks)
Three Rail-to-Rail Analog PSoC Blocks Provide:
Up to 14-Bit ADCs
Up to 9-Bit DACs
Programmable Gain Amplifiers
Programmable Filters and Comparators
Four Digital PSoC Blocks Provide:
8 to 32-Bit Timers, Counters, and PWMs
CRC and PRS Modules
Full-Duplex UART
SPI Masters or Slaves
Connectable to all GPIO Pins
Complex Peripherals by Combining Blocks
Precision, Programmable Clocking
Internal ± 2.5% 24/48 MHz Oscillator
High Accuracy 24 MHz with Optional 32.768 kHz Crystal and
PLL
Optional External Oscillator, up to 24 MHz
Internal Oscillator for Watchdog and Sleep
Flexible On-Chip Memory
2K Bytes Flash Program Storage 50,000 Erase/Write Cycles
256 Bytes SRAM Data Storage
In-System Serial Programming (ISSP)
Partial Flash Updates
Flexible Protection Modes
EEPROM Emulation in Flash
Programmable Pin Configurations
25 mA Sink on all GPIO
Pull up, Pull down, High Z, Strong, or Open Drain Drive
Modes on all GPIO
Up to Eight Analog Inputs on GPIO
One 30 mA Analog Output on GPIO
Configurable Interrupt on all GPIO
Additional System Resources
I
2
C Slave, Master, and Multi-Master to 400 kHz
Watchdog and Sleep Timers
User Configurable Low Voltage Detection
Integrated Supervisory Circuit
On-Chip Precision Voltage Reference
Complete Development Tools
Free Development Software (PSoC Designer™)
Full-Featured, In-Circuit Emulator and Programmer
Full Speed Emulation
Complex Breakpoint Structure
128K Bytes Trace Memory
DIGITAL SYSTEM
SRAM
256 Bytes
SYSTEM BUS
Interrupt
Controller
Sleep and
Watchdog
Global Digital Interconnect
Global Analog Interconnect
PSoC CORE
CPU Core (M8C)
SROM Flash 2K
Digital
Block Array
(1 Row,
4 Blocks)
I
2
C
Internal
Voltage
Ref.
Digital
Clocks
POR and LVD
System Resets
Decimator
SYSTEM RESOURCES
ANALOG SYSTEM
Analog
Ref
Analog
Input
Muxing
Port 1 Port 0
Analog
Drivers
Analog
Block
Array
(1 Column,
3 Blocks)
Multiple Clock Sources
(Includes IMO, ILO, PLL, and ECO)
Logic Block Diagram
[+] Feedback