Filter
Top Products
clock (TCLK) and the RTXC pin for its receive clock (RCLK). Programming of
the clocks should be done before enabling the receiver, transmitter, BRG, or
DPLL.
Table 3 SCC write register description.
External/Status interrupt control WR15
Miscellaneous control bits: baud rate generator, DPLL control, auto
echo
WR14
Lower byte of baud rate time constant WR13
Lower byte of baud rate time constant WR12
Clock mode and source controlWR11
Miscellaneous transmitter/receiver control bits, NRZI, NRZ, FM
coding, CRC reset
WR10
Master interrupt control and reset WR9
Transmit bufferWR8
HDLC enhancement registerWR7'
Sync character (2nd byte) or SDLC FlagWR7
Sync character (1st byte) or SDLC address field WR6
Transmitter initialization and control WR5
Transmit/Receive miscellaneous parameters and codes, clock rate,
stop bits, parity
WR4
Receiver initialization and control WR3
Interrupt vectorWR2
Interrupt control, Wait/DMA request controlWR1
Command Register, Register Pointer, CRC initialization, resets for
various modes
WR0
Quatech Inc., MPA-200/300 Manual 8