8086
WAVEFORMS (Continued)
MINIMUM MODE (Continued)
231455–14
SOFTWARE HALT
RD WR INTA
e
V
OH
DTR
e
INDETERMINATE
NOTES
1 All signals switch between V
OH
and V
OL
unless otherwise specified
2 RDY is sampled near the end of T
2
T
3
T
W
to determine if T
W
machines states are to be inserted
3 Two INTA cycles run back-to-back The 8086 LOCAL ADDRDATA BUS is floating during both INTA cycles Control
signals shown for second INTA cycle
4 Signals at 8284A are shown for reference only
5 All timing measurements are made at 15V unless otherwise noted
18