Filter
Top Products
PD672X/30/32/33 — ZV Port Implementation
12 Application Note
19 A16 I UV2 O 41 103 Video data to ZV Port
20 A15 I UV4 O 43 105 Video data to ZV Port
21 A12 I UV6 O 45 107 Video data to ZV Port
22 A7 I SCLK I 47 109 Audio SCLK PCM signal
23 A6 I MCLK I 49 112 Audio MCLK PCM signal
24–25 A[5:4] I RESERVED RFU 50,53 113,115
Tristated by Controller; no
connection in PC Card
26–29 A[3:0] I ADDRESS[3:0] I
55,57,58,6
0
118,120,
121,123
Used for accessing PC
Card
33 IOIS16# O PCLK O 68 131 Pixel clock to ZV Port
46 A17 I Y1 O 32 94 Video data to ZV Port
47 A18 I Y3 O 34 96 Video data to ZV Port
48 A19 I Y5 O 36 98 Video data to ZV Port
49 A20 I Y7 O 38 100 Video data to ZV Port
50 A21 I UV0 O 40 102 Video data to ZV Port
53 A22 I UV1 O 42 104 Video data to ZV Port
54 A23 I UV3 O 44 106 Video data to ZV Port
55 A24 I UV5 O 46 108 Video data to ZV Port
56 A25 I UV7 O 48 110 Video data to ZV Port
60 INPACK# O LRCLK O 56 119 Audio LRCLK PCM signal
62 SPKR# O SDATA O 59 122 Audio PCM Data signal
Table 2. PC Card, ZV Port, and PD6729 Pin Assignment (Sheet 1 of 2)
PC Card
Pin
Number
PC Card
Pin
I/O in PC
Card
Mode
ZV Port Pin
Name
I/O in ZV
Port Mode
PD6729S
ocket A
PD6729S
ocket B
Comments
8 A10 I HREF O 77 153 Horizontal sync to ZV Port
10 A11 I VSYNC O 82 157 Vertical sync to ZV Port
11 A9 I Y0 O 84 159 Video data to ZV Port
12 A8 I Y2 O 86 162 Video data to ZV Port
13 A13 I Y4 O 88 164 Video data to ZV Port
14 A14 I Y6 O 90 166 Video data to ZV Port
19 A16 I UV2 O 97 172 Video data to ZV Port
20 A15 I UV4 O 99 174 Video data to ZV Port
NOTE: ‘I’ indicates that the signal is an input to the PC Card; ‘O’ indicates that the signal is an output from the PC Card.
Controller ignores BVD2/SPKR#, IOIS16#, and INPACK# during ZV Port operation.
Table 1. PC Card, ZV Port, and PD6722 Pin Assignment (Sheet 2 of 2)
PC Card
Pin
Number
PC Card
Pin
I/O in PC
Card
Mode
ZV Port Pin
Name
I/O in ZV
Port Mode
PD6722S
ocket A
PD6722S
ocket B
Comments
NOTE: ‘I’ indicates that the signal is an input to the PC Card; ‘O’ indicates that the signal is an output from the PC Card.
Controller ignores BVD2/SPKR#, IOIS16#, and INPACK# during ZV Port operation.