Filter
Top Products
ATTRIBUTE MEMORY DESCRIPTION AND OPERATION SSD-CXXX(I)-3600 DATA SHEET
SILICONSYSTEMS PROPRIETARY
This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.
3600C-04DSR PAGE 29 FEBRUARY 2, 2009
86h 27h R DI PI AI SI HV LV NV Nominal voltage only follows
•R: Reserved
• DI: Powerdown current information
• PI: Peak current information
• AI: Average current information
• SI: Static current information
• HV: Maximum voltage information
• LV: Minimum voltage information
• NV: Nominal voltage information
Power parameters
for V
CC
88h 55h X Mantissa Exponent Nominal voltage = 5V V
CC
nominal value
8Ah 4Dh X Mantissa Exponent V
CC
nominal 4.5V V
CC
minimum value
8Ch 5Dh X Mantissa Exponent V
CC
nominal 5.5V V
CC
maximum value
8Eh 75h X Mantissa Exponent Maximum average current over 10ms is
80mA
Maximum average
current
90h 64h R S E I O AddrLine • S = 1: 16-bit hosts supported
• E = 1: 8-bit hosts supported
• IO AddrLine: 4 lines decoded
I/O space
description field
TPCE_IO
92h F0h S P L M V B I N • S = 1: Share logic active
• P = 1: Pulse mode IRQ supported
• L = 1: Level mode IRQ supported
• M = 1: Bit mask of IRQs present
• V = 0: No vender unique IRQ
• B = 0: No bus error IRQ
• I = 0: No IO check IRQ
• N = 0: No NMI
Interrupt request
description structure
TPCE_IR
94h FFh IR IR IR IR IR IR IR IR SiliconSystems recommends the IRQ
level to be routed 0 to 15
Mask extension
byte 1 TPCE_IR
QQQQQQQQ
76543210
96h FFh IR IR IR IR IR IR IR IR SiliconSystems recommends routing to
any normal, maskable IRQ.
Mask extension
byte 2 TPCE_IR
QQQQQQQQ
15 14 13 12 11 10 9 8
98h 21h X R P R O A T - • X = 0: No more miscellaneous fields
•R: Reserved
• P = 1: Powerdown supported
• RO = 0: Not read only mode
• A = 0: Audio not supported
• T = 0: Single drive
Miscellaneous
features field
TPCE_MI
9Ah 1Bh CISTPL__TABLE_ENTRY Configuration table entry tuple Tuple code
9Ch 06h TPL_LINK Link length is 6 bytes Link to next tuple
9Eh 01h I D Configuration Index Contiguous I/O mapped ATA registers
configuration
• I = 0: No Interface byte
• D = 0: No Default entry
• Configuration index = 1
Configuration table
index
Byte TPCE_INDX
Table 21: Card Information Structure (Continued)
Attribute
Offset
Data 7 6 5 4 3 2 1 0 Description of Contents CIS Function