Filter
Top Products
T
T
T
S
S
S
8
8
8
G
G
G
S
S
S
S
S
S
D
D
D
2
2
2
5
5
5
S
S
S
-
-
-
S
S
S
T
T
T
S
S
S
1
1
1
6
6
6
G
G
G
S
S
S
S
S
S
D
D
D
2
2
2
5
5
5
S
S
S
-
-
-
S
S
S
/
/
/
M
M
M
T
T
T
S
S
S
3
3
3
2
2
2
G
G
G
S
S
S
S
S
S
D
D
D
2
2
2
5
5
5
S
S
S
-
-
-
S
S
S
/
/
/
M
M
M
T
T
T
S
S
S
6
6
6
4
4
4
G
G
G
S
S
S
S
S
S
D
D
D
2
2
2
5
5
5
S
S
S
-
-
-
S
S
S
/
/
/
M
M
M
T
T
T
S
S
S
1
1
1
2
2
2
8
8
8
G
G
G
S
S
S
S
S
S
D
D
D
2
2
2
5
5
5
S
S
S
-
-
-
M
M
M
T
T
T
S
S
S
1
1
1
9
9
9
2
2
2
G
G
G
S
S
S
S
S
S
D
D
D
2
2
2
5
5
5
S
S
S
-
-
-
M
M
M
2.5” Solid State Disk
Transcend Information Inc.
V2.2
Power on sequence timing diagram
The following timing diagrams and descriptions are provided for clarity and are informative.
Figure 7 : power on sequence
Description:
1. Host/device power-off - Host and device power-off.
2. Power is applied - Host side signal conditioning pulls TX and RX pairs to neutral state (common mode voltage).
3. Host issues COMRESET
4. Host releases COMRESET. Once the power-on reset is released, the host releases the COMRESET signal and puts the
bus in a quiescent condition.
5. Device issues COMINIT – When the device detects the release of COMRESET, it responds with a COMINIT. This is also
the entry point if the device is late starting. The device may initiate communications at any time by issuing a COMINIT.
6. Host calibrates and issues a COMWAKE.
7. Device responds – The device detects the COMWAKE sequence on its RX pair and calibrates its transmitter (optional).