Asus PR-DLSW Computer Hardware User Manual


 
1-8
Chapter 1: Product introduction
DDR DIMM sockets. These six 184-pin DIMM sockets support up
to 12GB system memory using registered ECC PC2100/1600 DDR
DIMMs.
ServerWorks
®
Champion I/O Bridge Graphics (CIOBG). The
CIOBG is an integrated I/O bridge that provides high performance
data flow path between the Inter Module Bus (IMB) and the
Graphics Controller sub-system.
ATX power connector. This 24/20-pin connector is for an ATX
power supply.
ServerWorks
®
Grand Champion WS north bridge (CMIC-WS).
The Champion Memory and I/O Controller WS (CMIC-WS) acts as
the host bridge of the Grand Champion Work Station (GCWS)
SystemSet. The CMIC-WS device interfaces directly to the
processor bus, and integrates the functions of the main memory
controller and the Inter Module Bus (IMB) interface unit. The
processor interface supports a 400MHz Front Side Bus (FSB)
providing a 3.2GB/s bandwidth, 2-way interleaved 3.2GB/s memory
bandwidth with up to 12GB registered ECC PC2100/1600 DDR
DIMMs, and two high speed IMBs plus one thin IMB to connect to
the south bridge CSB5.
DIP switches (5-switch). This 5-switch Dual Inline Package (DIP)
allows you to set the CPU external frequency.
IDE connectors. These dual-channel bus master IDE connectors
support up to four Ultra DMA/100/66, PIO Modes 3 & 4 IDE
devices. Both the primary (blue) and secondary (black) connectors
are slotted to prevent incorrect insertion of the IDE ribbon cable.
604-pin CPU sockets. A 604-pin surface mount, Zero Insertion
Force (ZIF) socket for the Intel
®
Xeon processor with 256KB/
512KB L2 cache and a 400 MHz system bus that allows up to
3.2GB/s data transfer rate. These sockets also support Intel Xeon
CPUs with Hyper-Threading Technology feature.
8-pin 12V SSI power connector. This 8-pin connector is for an
ATX power supply.
Floppy disk connector. This connector accommodates the
provided ribbon cable for the floppy disk drive. One side of the
connector is slotted to prevent incorrect insertion of the floppy disk
cable.
9
8
7
6
5
4
3
2
1
1.4.2 Core specifications