Intel 8086-1 Computer Hardware User Manual


 
8086
AC CHARACTERISTICS (Continued)
TIMING RESPONSES
Symbol Parameter
8086 8086-1 8086-2
Units
Test
Min Max Min Max Min Max
Conditions
TCLAV AddressValid Delay 10 110 10 50 10 60 ns
TCLAX AddressHold Time 10 10 10 ns
TCLAZ Address Float TCLAX 80 10 40 TCLAX 50 ns
Delay
TLHLL ALE Width TCLCH-20 TCLCH-10 TCLCH-10 ns
TCLLH ALE Active Delay 80 40 50 ns
TCHLL ALE Inactive Delay 85 45 55 ns
TLLAX Address HoldTime TCHCL-10 TCHCL-10 TCHCL-10 ns
TCLDV Data Valid Delay 10 110 10 50 10 60 ns C
L
e
20–100 pF
for all 8086
TCHDX Data Hold Time 10 10 10 ns
Outputs (In
addition to 8086
TWHDX Data Hold Time TCLCH-30 TCLCH-25 TCLCH-30 ns
selfload)
After WR
TCVCTV Control Active 10 110 10 50 10 70 ns
Delay 1
TCHCTV Control Active 10 110 10 45 10 60 ns
Delay 2
TCVCTX ControlInactive 10 110 10 50 10 70 ns
Delay
TAZRL Address Float to 0 0 0 ns
READ Active
TCLRL RD Active Delay 10 165 10 70 10 100 ns
TCLRH RD InactiveDelay 10 150 10 60 10 80 ns
TRHAV RD Inactive to Next TCLCL-45 TCLCL-35 TCLCL-40 ns
Address Active
TCLHAV HLDA Valid Delay 10 160 10 60 10 100 ns
TRLRH RDWidth 2TCLCL-75 2TCLCL-40 2TCLCL-50 ns
TWLWH WR Width 2TCLCL-60 2TCLCL-35 2TCLCL-40 ns
TAVAL Address Validto TCLCH-60 TCLCH-35 TCLCH-40 ns
ALE Low
TOLOH OutputRise Time 20 20 20 ns From 08V to 20V
TOHOL OutputFall Time 12 12 12 ns From 20V to 08V
NOTES
1 Signal at 8284A shown for reference only
2 Setup requirement for asynchronous signal only to guarantee recognition at next CLK
3 Applies only to T2 state (8 ns into T3)
16