Filter
Top Products
17
Figure 10: Example settings for DDR3-2133 memory clock mode (2 DIMMs, one DIMM per channel)
The following memory timing fine tune parameters that may further improve the clock margins and/or stability:
Figure 11: Memory clock fine tuning parameters
NOTE: “Address/CMD Setup Time” & “Address/CMD Fine Delay” –parameters may also be set to “0”