Filter
Top Products
ASUS P2L97A User’s Manual 41
IV. BIOS SOFTWARE
IV. BIOS
Chipset Features
Video Memory Cache Mode (UC)
USWC (uncacheable, speculative write combining) is a new cache technology for the
video memory of the processor. It can greatly improve the display speed by caching the
display data. You must leave this on the default setting of UC (uncacheable) if your
display card cannot support this feature, otherwise your display may not show properly.
PCI 2.1 Support (Enabled)
This function allows you to enable or disable PCI 2.1 features. Leave on the default
Enabled setting for PCI 2.1 compliancy.
Memory Hole At 15M–16M (Disabled)
Enabling this feature reserves 15MB to 16MB memory address space to ISA expan-
sion cards that specifically require this setting. This makes the memory from 15MB
and up unavailable to the system. Expansion cards can only access memory up to
16MB. The default is Disabled.
DRAM are xx bits wide
If all your DRAM modules have parity chips (e.g., 8 chips + 4 parity chips), they
are considered 36bits. This motherboard sums the memory per bank and therefore
two modules will give 72bits and the following will be displayed:
If your DRAM modules do not have parity chips (e.g., 8 chips), they are considered
32bits and the following will be displayed instead:
Data Integrity Mode (Non-ECC)
Non-ECC has byte-wise write capability but no provision for protecting data integ-
rity in the DRAM array. EC-Only data errors are detected but not corrected. ECC
allowas a detection of single-bit and multiple-bit errors and recovery of single-bit
errors. (See section III for more information on DRAM memory modules.)
....................................................................................................................................
Onboard FDC Controller (Enabled)
When Enabled, this field allows you to connect your floppy disk drives to the onboard
floppy disk drive connector instead of a separate controller card. If you want to use a
different controller card to connect the floppy disk drives, set this field to Disabled.