39
• Delayed Transaction
The chipset has an embedded 32-bit posted write buffer to support delay
transactions cycles. Select Enabled to support compliance with PCI
specification version 2.1. The settings are: Enabled and Disabled.
• On-Chip Video Window Size
Select the on-chip video window size for VGA driver use. The settings are:
32MB, 64MB, Disabled.
She_Chp2_28-52 19/1/00, 16:2839