Filter
Top Products
ASUS A7V266 User’s Manual 63
4. BIOS SETUP
4. BIOS SETUP
SDRAM RAS to CAS Delay [3T]
This controls the latency between the SDRAM active command and the
read/write command. NOTE: This field appears only when you set the
SDRAM Configuration to [User Defined]. Configuration options: [3T]
[2T]
SDRAM Active to Precharge Time [6T]
To make changes to this field, set the SDRAM Configuration field to
[User Defined]. Configuration options: [6T] [5T]A7V
Bank Interleave [Auto]
Configuration options: [None] [2 Banks] [4 Banks] [Auto]
DRAM 4K/8K Page Enable [Auto]
Configuration options: [Auto] [4K page enable] [8K page enable]
DDR_1T/2T_ITEM [2T CMD]
Configuration options: [1T CMD] [2T CMD] [Auto Mode]
Read Around Write [Enabled]
Setting this field to [Enabled] allows the memory controller to store write
data in its buffer whenever the CPU issues a write command. The next time
the CPU needs the data, it retrieves the data from the memory buffer without
accessing the SDRAM. Configuration options: [Disabled] [Enabled]
Delayed Transaction [Disabled]
When set to [Enabled], this feature frees the PCI bus when the CPU is
accessing 8-bit ISA cards. This process normally consumes about 50-60
PCI Clocks without PCI delayed transaction. Set this field to [Disabled]
when using ISA cards that are not PCI 2.1 compliant. Configuration options:
[Enabled] [Disabled]
PCI to DRAM Prefetch [Always prefetc]
Configuration options: [Always Prefetch] [Prefetch disabled] [Prefetch only
enhance command]
AGP Capability [4X Mode]
This motherboard supports the AGP 4x interface that transfers video data at
1066MB/s. AGP 4x is backward-compatible, so you may leave the default
[4X Mode] on even if you are using an AGP 1x or 2x video card. When set
to [1X Mode], the AGP interface only provides a peak data throughput of
266MB/s even if you are using an AGP 2x/4x card. When set to [2X Mode],
the AGP interface only provides a peak data throughput of 533MB/s even if
you are using an AGP 4x card. Configuration options: [1X Mode] [2X Mode]
[4X Mode]
Chip Configuration