Filter
Top Products
CY7C0430BV
CY7C0430CV
Document #: 38-06027 Rev. *B Page 17 of 37
Counter Reset
[21, 26, 27]
Notes:
26.CE
0
= LB = UB = V
IL
; CE
1
= MRST = MKLD = MKRD = CNTRD = V
IH
.
27.No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.
Switching Waveforms (continued)
t
CH2
t
CL2
t
CYC2
CLK
ADDRESS
INTERNAL
CNTINC
CNTLD
DATA
IN
ADDRESS
CNTRST
R/W
DATA
OUT
Q
0
Q
1
Q
n
D
0
A
X
A
0
A
1
A
n
A
n+1
t
SCRST
t
HCRST
t
SD
t
HD
t
SW
t
HW
A
n
A
n+1
t
SA
t
HA
Counter
Reset
Write
Address 0
Read
Address 0
Read
Address 1
Read
Address n
t
SCLD
t
HCLD
A
n+2
[+] Feedback