A SERVICE OF

logo

Schematic Diagrams
Clock Generator (71-D40U0-D03) B - 5
B.Schematic Diagrams
Clock Generator
Sheet 4 of 42
Clock Generator
VTT
+2.5VS
+3VS
+3VS+3VS
+3VS
+3VS
+2.5VS
+3VS
+3VS
+3VS
+2.5V
+1.8VS
AGPCLK 5
HCLK-661 5
ZCLK0 9
REFCLK1 15
PCICLKPCM 19
HCLK-CPU# 3
HCLK-CPU 3
CLKAPIC 15
REFCLK0 9
HCLK-661# 5
ZCLK1 13
PCICLKIO 22
FWDSDCLKO6
PCICLK963 13
PCICLKH8 24
PCICLKLAN 25
BSEL0 3
BSEL1 3
CPUSTP#15,29
SIO48M 22
UCLK48M 16
PCLK_80P 20
DDRCLK37
DDRCLK57
DDRCLK#37
DDRCLK#57
DDRCLK07
DDRCLK#07
DDRCLK#27
DDRCLK27
DDRCLK47
DDRCLK#47
DDRCLK17
DDRCLK#17
SMBCLK 7,15,25
SMBDAT 7,15,25
AGPCLKATI 30
HCLK-CPU
HCLK-CPU#
HCLK-661
HCLK-661#
SDCLK
AGPCLK
ZCLK0
UCLK48M
FB_IN
FS3
FS2
FS0
FS1
MULTISEL
FS4
DDRCLK3
DDRCLK5
DDRCLK#3
DDRCLK#5
FB_IN
BUF_2.5VS
FB_OUT
FB_IN
BUFFERVCC
FWDSDCLKO
SMBCLK
SMBDAT
REFCLK0
REFCLK1
CLKAPIC
HCLK-CPU
HCLK-CPU#
HCLK-661
HCLK-661#
AGPCLK
AGPCLKATI
ZCLK0
ZCLK1
PCICLK963
PCICLK1394
PCICLKH8
SDCLK
PCICLKIO
PCICLKLAN
PCICLK963
PCICLK1394
PCICLKPCM
PCICLKH8
PCICLKIO
PCICLKLAN
ZCLK1
FS0
FS1
AGP-1
CPU-3
SD-1
CPU-2
CPU-4
FS2
FS3
AGP-2
MULTISEL
FS4
CLK_VCC3
PCI-4
USB-1
PCI-2
CPU-1
PCI-3
ZIP-1
ZIP-2
PCICLKPCMPCI-1
UCLK48M
SIO48M
PCI-5
PCI-6
PCLK_80P
DDRCLK0
DDRCLK#0
DDRCLK#2
DDRCLK2
DDRCLK4
DDRCLK#4
DDRCLK1
DDRCLK#1
AGPCLKATI
SMBDAT
SMBCLK
L29
FCM1608K121
1 2
R453
33
C108
0.1UF
R458 33
R396
49.9_1%
C82
0.1UF
R448
33
R463 4.7K(R)
R101
10K
R395
49.9_1%
T
C89
0.1UF
R347
4.7K
C750
0.1UF
R454 33
T
U24
CLOCK BUFFER (DDR48)
22
8
9
20
18
6
11
15
28
19
21
1
5
14
16
25
27
2
4
13
17
24
26
3
12
7
23
10
SDATA
CLK_IN
NC
FB_IN
NC
GND
GND
GND
GND
FB_OUT
NC
CLK#0
CLK#1
CLK#2
CLK#3
CLK#4
CLK#5
CLK0
CLK1
CLK2
CLK3
CLK4
CLK5
VDD
VDD
SCLK
VDD
AVDD
R412
475_1%
C107
0.1UF
C483
10PF(R)
R436
10K
C530
5PF
T
C555
0.1UF
R451 22
R91
22
R415
22
C215
10U(0805)
R414 22
L30
FCM2012V121
1 2
C220
10U(0805)
C600 10PF(R)
RP65 4P2R-01
23
4
L142
FCM1608K121
1 2
R523
22
R437
10K
RP49 4P2R-0
1
2 3
4
C219
0.1UF
R464 4.7K(R)
C87 10PF(R)
RP66 4P2R-0
1
2 3
4
C602
10PF(R)
R449 33
C736
0.01UF
C505
0.1UF
C122 10PF(R)
R92
10K
C737
0.1UF
U21
CLOCK GEN (660)
1
3
2
6
7
14
16
17
20
21
22
30
31
27
26
34
35
44
40
36
37
47
39
43
23
4
9
10
15
38
5
8
18
24
25
32
41
11
13
19
28
29
42
48
46
12
45
33
VDDREF
REF1/FS1
REF0/FS0
XIN
XOUT
PCICLK_F0/FS3
PCICLK0
PCICLK1
PCICLK2
PCICLK3
PCICLK4
AGPCLK1
AGPCLK0
48M
24_48M/MULTISEL
SDATA
SCLK
CPUCLK1
CPUCLK0
VDDA
VSSA
SDCLK
CPUCLK#0
CPUCLK#1
PCICLK5
REF2/FS2
ZCLK0
ZCLK1
PCICLK_F1/FS4
IREF
VSSREF
VSSZ
VSSPCI
VSSPCI
VSS48
VSSAGP
VSSCPU
VDDZ
VDDPCI
VDDPCI
VDD48
VDDAGP
VDDCPU
VDDSD
VSSSD
PCI_STOP#
CPU_STOP#
PD#/VTT_PWRGD
R346
4.7K
Q37
2N3904
B
E
C
R413
22
C482
10PF(R)
R457 33
C554
5PF
R411 22
RP50 4P2R-0
1
2 3
4
C88
0.1UF
C83
0.01UF
R456 33
C755
0.01UF
T
C119
10PF(R)
RP37
4P2R-33
1
2 3
4
R393
49.9_1%
R455 33
Q36
2N3904
B
E
C
C210
0.1UF
C93
10UF/10V
C708
0.1UF
C84
10UF/10V
C81
0.1UF
R394
49.9_1%
C92
0.1UF
R435 33
RP36
4P2R-33
1
2 3
4
T
C506
10PF(R)
RP51 4P2R-01
2 3
4
C90
0.1UF
RP64 4P2R-0
1
23
4
C753
10U(0805)
C603 10PF(R)
C121 10PF(R)
T
D16
1SS355
AC
C709 10PF(R)
R450 33
C120 10PF(R)
L51
FCM2012V121
1 2
C91
0.01UF
R462 4.7K
R416
4.7K
R452 22
Y4
14.318MHz
1 2
C504
0.1UF
R465 4.7K(R)
C574
0.1UF
C601 10PF(R)
R466 4.7K(R)
Main Clock Generator
By-Pass Capacitors
Place near to the Clock
Outputs
Clock Outputs
Damping Resistors
Place near to the
Clock Buffer (DDR)
By-Pass Capacitors
Place near to the Clock Buffer
Frequency
Selection
L L
H L
BSEL1 BSEL0 Function
H H
L H
ICS 93722
CY 28342
ICS 952011
14.381MHZ
48 MHZ
NEAR DDR SODIMM
PLEASE PLACE IN COMP SIDE
AND NEAR TOGETHER
FS4 FS3 FS2 FS1 FS0
0 0 0 1 1
CPU SDRAM ZCLK AGP PCI
100M 133M 66M 66M 33M
0 0 0 0 1 100M 100M 66M 66M 33M
CY28352