Filter
Top Products
Dell
29
PowerEdge R210 II Technical Guide
Intel
®
Active Management Technology, and integrated Intel Quiet System Technology. The chipset
supports up to two SPI flash devices with speed up to 20 MHz, 33 MHz utilizing two chip select pins.
8.9 Compatibility Module
The DMA controller incorporates the logic of two 82C37 DMA controllers, with seven independently
programmable channels. Channels 0–3 are hardwired to 8-bit, count-by-byte transfers, and channels
5–7 are hardwired to 16-bit, count-by-word transfers. Any two of the seven DMA channels can be
programmed to support fast Type-F transfers. Channel 4 is reserved as a generic bus master request.
The chipset supports LPC DMA, which is similar to ISA DMA, through the DMA controller. LPC DMA is
handled through the use of the LDRQ# lines from peripherals and special encoding on LAD[3:0] from
the host. Single, Demand, Verify, and Increment modes are supported on the LPC interface.
The timer/counter block contains three counters that are equivalent in function to those found in
one 82C54 programmable interval timer. These three counters are combined to provide the system
timer function, and speaker tone. The 14.31818 MHz oscillator input provides the clock source for
these three counters.
The chipset provides an ISA-Compatible Programmable Interrupt Controller (PIC) that incorporates
the functionality of two, 82C59 interrupt controllers. The two interrupt controllers are cascaded so
that 14 external and two internal interrupts are possible. In addition, the chipset supports a serial
interrupt scheme.
All of the registers in these modules can be read and restored. This is required to save and restore
system state after power has been removed and restored to the platform.
8.10 Advanced Programmable Interrupt Controller (APIC)
In addition to the standard ISA compatible Programmable Interrupt Controller (PIC) described in the
previous section, the Ibex Peak incorporates the Advanced Programmable Interrupt Controller (APIC).
8.11 USB Interface
The C200 Series chipset contains up to two Enhanced Host Controller Interface (EHCI) host controllers
that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to 480 Mb/s
which is 40 times faster than full-speed USB. The chipset also contains up to seven Universal Host
Controller Interface (UHCI) controllers that support USB full-speed and low-speed signaling.
The chipset supports up to fourteen USB 2.0 ports. All fourteen ports are high-speed, full-speed, and
low-speed capable. The port-routing logic determines whether a USB port is controlled by one of the
UHCI or EHCI controllers.
8.12 Real-Time Clock (RTC)
The Real Time Clock (RTC) module provides a battery backed-up date and time keeping device with
two banks of static RAM with 128 bytes each, although the first bank has 114 bytes for general
purpose usage. Three interrupt features are available: time of day alarm with once a second to once
a month range, periodic rates of 122 μs to 500 ms, and end of update cycle notification. Seconds,
minutes, hours, days, day of week, month, and year are counted. Daylight savings compensation is no
longer supported. The hour is represented in twelve or twenty-four hour format, and data can be
represented in BCD or binary format. The design is functionally compatible with the Motorola
MS146818B. The time keeping comes from a 32.768 kHz oscillating source, which is divided to
achieve an update every second. The lower 14 bytes on the lower RAM block has very specific