Filter
Top Products
DDR3THIN-MN-XXX 20 Doc. Rev. 1.11
Group
Name
Signal
Name
DDR3
Pin#
TLA
Input
Group
Name
Signal
Name
DDR3
Pin#
TLA
Input
RdB_DatHi RD_B_DQ63 234 S_A2:0^1 RdB_DatLo RD_B_DQ31 156 M_A0:6^1
(Hex) RD_B_DQ62 233 S_A2:1^1 (Hex) RD_B_DQ30 155 M_A0:3^1
RD_B_DQ61 228 S_A2:5^1 RD_B_DQ29 150 S_C2:0^1
RD_B_DQ60 227 S_CK0^1 RD_B_DQ28 149 S_C2:1^1
RD_B_DQ59 115 S_A2:2^1 RD_B_DQ27 37 M_A0:4^1
RD_B_DQ58 114 S_A2:3^1 RD_B_DQ26 36 M_A0:1^1
RD_B_DQ57 109 S_A2:7^1 RD_B_DQ25 31 S_C2:2^1
RD_B_DQ56 108 S_A3:0^1 RD_B_DQ24 30 S_C2:3^1
RD_B_DQ55 225 S_A3:2^1 RD_B_DQ23 147 S_C2:4^1
RD_B_DQ54 224 S_A3:3^1 RD_B_DQ22 146 S_C2:5^1
RD_B_DQ53 219 S_A3:7^1 RD_B_DQ21 141 S_C3:2^1
RD_B_DQ52 218 S_A1:5^1 RD_B_DQ20 140 S_C3:3^1
RD_B_DQ51 106 S_A3:1^1 RD_B_DQ19 28 S_C2:6^1
RD_B_DQ50 105 S_A3:4^1 RD_B_DQ18 27 S_C2:7^1
RD_B_DQ49 100 S_A1:7^1 RD_B_DQ17 22 S_C3:1^1
RD_B_DQ48 99 S_A1:6^1 RD_B_DQ16 21 S_C3:4^1
RD_B_DQ47 216 S_A1:4^1 RD_B_DQ15 138 S_C3:6^1
RD_B_DQ46 215 S_A1:1^1 RD_B_DQ14 137 S_C3:7^1
RD_B_DQ45 210 S_A0:7^1 RD_B_DQ13 132 S_E3:4^1
RD_B_DQ44 209 S_A0:6^1 RD_B_DQ12 131 S_E3:1^1
RD_B_DQ43 97 S_A1:3^1 RD_B_DQ11 19 S_C3:5^1
RD_B_DQ42 96 S_A1:2^1 RD_B_DQ10 18 S_E3:7^1
RD_B_DQ41 91 S_A0:5^1 RD_B_DQ9 13 S_E3:3^1
RD_B_DQ40 90 S_A0:4^1 RD_B_DQ8 12 S_E3:2^1
RD_B_DQ39 207 S_A0:3^1 RD_B_DQ7 129 S_E3:0^1
RD_B_DQ38 206 S_A0:2^1 RD_B_DQ6 128 S_E2:7^1
RD_B_DQ37 201 M_C2:1^1 RD_B_DQ5 123 S_E2:3^1
RD_B_DQ36 200 M_C2:4^1 RD_B_DQ4 122 S_E2:2^1
RD_B_DQ35 88 S_A0:1^1 RD_B_DQ3 10 S_Q3^1
RD_B_DQ34 87 S_A0:0^1 RD_B_DQ2 9 S_E2:5^1
RD_B_DQ33 83 M_C2:6^1 RD_B_DQ1 4 S_E2:1^1
RD_B_DQ32 81 M_C2:7^1 RD_B_DQ0 3 S_E2:0^1
Table 1 – B_DDR3D_2D (<=1066MT/s Read and Write) TLA Channel Grouping (cont’d.)
Notes:
1. All signals on this page are required for accurate post-processing of acquired data
2. The ‘S’ in front of a TLA channel denotes the Slave card of the merged pair
3. All signals on this page are stored in the TLA7BB4’s Prime memory and will not have a
MagniVu display value