Filter
Top Products
5 - 62 C141-E116-01EN
(29) FLUSH CACHE (X ‘E7’)
This command is use by the host to request the device to flush the write cache. If the write cache
is to be flushed, all data cached shall be written to the media. The BSY bit shall remain set to one
until all data has been successfully written or an error occurs. The device should use all error
recovery methods available to ensure the data is written successfully. The flushing of write cache
may take several seconds to complete depending upon the amount of data to be flushed and the
success of the operation.
NOTE: This command may take longer than 30 s to complete.
If the command is not supported, the device shall set the ABRT bit to one. An unrecoverable error
encountered during execution of writing data results in the termination of the command and the
Command Block registers contain the sector address of the sector where the first unrecoverable
error occurred. The sector is removed from the cache. Subsequent FLUSH CACHE commands
continue the process of flushing the cache.
At command issuance (I/O registers setting contents)
1F7
H
(CM) X'E7'
1F6
H
(DH)
×××
DV xx
1F5
H
(CH)
1F4
H
(CL)
1F3
H
(SN)
1F2
H
(SC)
1F1
H
(FR)
xx
xx
xx
xx
xx
At command completion (I/O registers contents to be read)
1F7
H
(ST) Status information
1F6
H
(DH)
×××
DV xx
1F5
H
(CH)
1F4
H
(CL)
1F3
H
(SN)
1F2
H
(SC)
1F1
H
(ER)
xx
xx
xx
xx
Error information