Xilinx PCI v3.0 Switch User Manual


  Open as PDF
of 58
 
PCI v3.0.151 Getting Started Guide www.xilinx.com 25
UG157 August 31, 2005
Design Support
R
2S300E-PQ208-6C 33 MHz
3.3V
32-bit
pcim_lc_33_3_s 2s300epq208_32_33.ucf
no guide file
V100E-BG352-6C 33 MHz
3.3V
32-bit
pcim_lc_33_3_s v100ebg352_32_33.ucf
no guide file
V300-BG432-5C 33 MHz
5.0V
32-bit
pcim_lc_33_5_s v300bg432_32_33.ucf
no guide file
V300-BG432-5C 33 MHz
3.3V
32-bit
pcim_lc_33_3_s v300bg432_32_33.ucf
no guide file
V300E-BG432-6C 33 MHz
3.3V
32-bit
pcim_lc_33_3_s v300ebg432_32_33.ucf
no guide file
V1000-FG680-5C 33 MHz
5.0 V
32-bit
pcim_lc_33_5_s v1000fg680_32_33.ucf
no guide file
V1000-FG680-5C 33 MHz
3.3V
32-bit
pcim_lc_33_3_s v1000fg680_32_33.ucf
no guide file
V1000E-FG680-6C 33 MHz
3.3V
32-bit
pcim_lc_33_3_s v1000efg680_32_33.ucf
no guide file
2V1000-FG456-4
C/I/M
33 MHz
3.3V
32-bit
pcim_lc_33_3_s 2v1000fg456_32_33.ucf
no guide file
2VP7-FF672-5C/I 33 MHz
3.3V
32-bit
pcim_lc_33_3_s 2vp7ff672_32_33.ucf
no guide file
3S1000-FG456-4C/I 33 MHz
3.3V
32-bit
pcim_lc_33_3_s 3s1000fg456_32_33.ucf
no guide file
Table 3-1: Device and Interface Selection Table (Continued)
Supported
Device
Bus
Type
Wrapper File
Constraints File/
Guide File
 previous next