![](http://pdfasset.owneriq.net/2/8e/28e11347-f9d5-476f-8c53-845e906a3d11/28e11347-f9d5-476f-8c53-845e906a3d11-bgf7.png)
247
Logic Analyzer Reference
1670G-Series Configuration Capabilities
Timing Analyzer Configurations
Timing Analyzer Configuration Considerations
• Unused clock channels can be used as data channels.
• Edge terms can detect glitches.
• Deeper memory configurations are available as options (see page 92).
Mode Memory 1670G 1671G 1672G 1673G
Convention
al half-
channel
500 MHz
131072
(128K)
128K-deep / 68
chan. 66 data + 2
data or clock
128K-deep / 51
chan. 49 data + 2
data or clock
128K-deep / 34
chan. 32 data + 2
data or clock
128K-deep / 17
chan. 16 data + 1
data or clock
Convention
al full-
channel
250 MHz
65536
(64K)
64K-deep / 136
chan. 132 data +
4 data or clock
64K-deep / 102
chan. 98 data + 4
data or clock
64K-deep / 68
chan. 64 data + 4
data or clock
64K-deep / 34
chan. 32 data + 2
data or clock