EM78P447N
8-Bit Microcontroller with OTP ROM
Product Specification (V1.1) 03.30.2005
• 31
(This specification is subject to change without further notice)
INSTRUCTION
BINARY
HEX MNEMONIC OPERATION STATUS AFFECTED
0 0000 0000 000 0000 NOP No Operation None
0 0000 0000 001 0001 DAA Decimal Adjust A C
0 0000 0000 010 0002 CONTW
A → CONT
None
0 0000 0000 011 0003 SLEP
0 → WDT, Stop oscillator
T,P
0 0000 0000 100 0004 WDTC
0 → WDT
T,P
0 0000 0000 rrrr 000r IOW R
A → IOCR
None <Note1>
0 0000 0001 000 0010 ENI Enable Interrupt None
0 0000 0001 001 0011 DISI Disable Interrupt None
0 0000 0001 010 0012 RET
[Top of Stack] → PC
None
0 0000 0001 011 0013 RETI
[Top of Stack] → PC,
Enable Interrupt
None
0 0000 0001 100 0014 CONTR
CONT → A
None
0 0000 0001 rrrr 001r IOR R
IOCR → A
None <Note1>
0 0000 0010 000 0020 TBL
R2+A → R2,
Bits 8~9 of R2 unchanged
Z,C,DC
0 0000 01rr rrrr 00rr MOV R,A
A → R
None
0 0000 1000 000 0080 CLRA
0 → A
Z
0 0000 11rr rrrr 00rr CLR R
0 → R
Z
0 0001 00rr rrrr 01rr SUB A,R
R-A → A
Z,C,DC
0 0001 01rr rrrr 01rr SUB R,A
R-A → R
Z,C,DC
0 0001 10rr rrrr 01rr DECA R
R-1 → A
Z
0 0001 11rr rrrr 01rr DEC R
R-1 → R
Z
0 0010 00rr rrrr 02rr OR A,R
A ∨ R → A
Z
0 0010 01rr rrrr 02rr OR R,A
A ∨ R → R
Z
0 0010 10rr rrrr 02rr AND A,R
A & R → A
Z
0 0010 11rr rrrr 02rr AND R,A
A & R → R
Z
0 0011 00rr rrrr 03rr XOR A,R
A ⊕ R → A
Z
0 0011 01rr rrrr 03rr XOR R,A
A ⊕ R → R
Z
0 0011 10rr rrrr 03rr ADD A,R
A + R → A
Z,C,DC
0 0011 11rr rrrr 03rr ADD R,A
A + R → R
Z,C,DC
0 0100 00rr rrrr 04rr MOV A,R
R → A
Z
0 0100 01rr rrrr 04rr MOV R,R
R → R
Z
0 0100 10rr rrrr 04rr COMA R
/R → A
Z
0 0100 11rr rrrr 04rr COM R
/R → R
Z
0 0101 00rr rrrr 05rr INCA R
R+1 → A
Z
0 0101 01rr rrrr 05rr INC R
R+1 → R
Z