Texas Instruments SPRU938B Network Card User Manual


  Open as PDF
of 48
 
www.ti.com
2.5VLYNQFunctionalDescription
Address
translation
commands
Outbound
Outbound
command
FIFO
data
Return
FIFO
data
FIFO
Return
command
Inbound
FIFO
Registers
translation
Address
TxSM
8B/10B
encoding
Serializer
commands
Inbound
RxSM Deserializer
decoding
8B/10B
Serial
TxData
Serial
TxClk
Serial
RxClk
Serial
RxData
Master
configbus
interface
Systemclock VLYNQclock
Slave
configbus
interface
(FIFO3)
(FIFO2)
(FIFO0)
(FIFO1)
PeripheralArchitecture
TheVLYNQcoresupportsbothhost-to-peripheralandpeer-to-peercommunicationmodelsandis
symmetrical.TheVLYNQmodulestructureisshowninFigure4.
Figure4.VLYNQModuleStructure
TheVLYNQcoremoduleimplementstwo32-bitconfigurationbusinterfaces.Transmitoperationsand
controlregisteraccessrequiretheslaveconfigurationbusinterface.Themasterconfigurationbus
interfaceisrequiredforreceiveoperations.Convertingtoandfromthe32-bitbustotheexternalserial
interfacerequiresserializeranddeserializerblocks.
8b/10bblockcodingencodesdataontheserialinterface.Framedelineation,initialization,andflowcontrol
usespecialoverheadcodegroups.
FIFOsbuffertheentireburstonthebusformaximumperformance,thusminimizingbuslatency.Using
writeoperationsofeachVLYNQmoduleinterfacedistypicallyrecommendedtoensurethebest
performanceonbothdirectionsofthelink.
12VLYNQPortSPRU938B–September2007
SubmitDocumentationFeedback
 previous next