Compaq 850 Laptop User Manual


  Open as PDF
of 252
 
Technical Reference Guide
Compaq Deskpro EXS and Workstation 300 Personal Computers
Featuring the Intel Pentium 4 Processor
First Edition - December 2000
xiii
LIST OF TABLES
T
ABLE
1–1. A
CRONYMS AND
A
BBREVIATIONS
.......................................................................................... 1-3
T
ABLE
2-1. S
TANDARD
F
EATURE
D
IFFERENCE
M
ATRIX
............................................................................. 2-2
T
ABLE
2-2. C
HIPSET
C
OMPARISON
........................................................................................................... 2-11
T
ABLE
2-3. S
UPPORT
C
OMPONENT
F
UNCTIONS
........................................................................................ 2-11
T
ABLE
2-4. S
TANDARD
AGP G
RAPHICS
C
ARD
C
OMPARISON
................................................................... 2-13
T
ABLE
2-5. E
NVIRONMENTAL
S
PECIFICATIONS
........................................................................................ 2-14
T
ABLE
2-6. E
LECTRICAL
S
PECIFICATIONS
................................................................................................ 2-14
T
ABLE
2-7. P
HYSICAL
S
PECIFICATIONS
.................................................................................................... 2-15
T
ABLE
2-8. D
ISKETTE
D
RIVE
S
PECIFICATIONS
......................................................................................... 2-15
T
ABLE
2-9. 48
X
CD-ROM D
RIVE
S
PECIFICATIONS
.................................................................................. 2-16
T
ABLE
2-10. H
ARD
D
RIVE
S
PECIFICATIONS
............................................................................................. 2-16
T
ABLE
3–1. H
OST
/PCI B
RIDGE
C
ONFIGURATION
R
EGISTERS
(GMCH, F
UNCTION
0) ............................... 3-10
T
ABLE
4-1. PCI D
EVICE
C
ONFIGURATION
A
CCESS
D
ATA
.......................................................................... 4-4
T
ABLE
4-2. PCI B
US
M
ASTERING
D
EVICES
................................................................................................ 4-6
T
ABLE
4-3. LPC B
RIDGE
C
ONFIGURATION
R
EGISTERS
(ICH, F
UNCTION
0)................................................ 4-8
T
ABLE
4-4. PCI B
US
C
ONNECTOR
P
INOUT
................................................................................................. 4-9
T
ABLE
4-5. PCI/AGP B
RIDGE
C
ONFIGURATION
R
EGISTERS
(MCH, F
UNCTION
1).................................... 4-13
T
ABLE
4-6. AGP B
US
C
ONNECTOR
P
INOUT
.............................................................................................. 4-14
T
ABLE
4-7. M
ASKABLE
I
NTERRUPT
P
RIORITIES AND
A
SSIGNMENTS
........................................................ 4-16
T
ABLE
4-8. M
ASKABLE
I
NTERRUPT
C
ONTROL
R
EGISTERS
....................................................................... 4-17
T
ABLE
4-9. D
EFAULT
DMA C
HANNEL
A
SSIGNMENTS
A
ND
R
EGISTER
I/O P
ORTS
................................... 4-19
T
ABLE
4-10. C
LOCK
G
ENERATION AND
D
ISTRIBUTION
............................................................................ 4-20
T
ABLE
4-11. C
ONFIGURATION
M
EMORY
(CMOS) M
AP
........................................................................... 4-22
T
ABLE
4-12. S
YSTEM
B
OOT
/ROM F
LASH
S
TATUS
LED I
NDICATIONS
...................................................... 4-33
T
ABLE
4-13. S
YSTEM
O
PERATIONAL
S
TATUS
LED I
NDICATIONS
.............................................................. 4-33
T
ABLE
4-14. S
YSTEM
I/O M
AP
................................................................................................................ 4-35
T
ABLE
4-15. 82801 ICH GPIO R
EGISTER
U
TILIZATION
(D
ESKTOP AND
M
INITOWER ONLY
) .................... 4-36
T
ABLE
4-16 LPC47B357 C
ONTROL
R
EGISTERS
........................................................................................ 4-37
T
ABLE
4-17. LPC47B357 GPIO R
EGISTER
U
TILIZATION
(D
ESKTOP AND
M
INITOWER ONLY
) .................. 4-38
T
ABLE
5–1. IDE PCI C
ONFIGURATION
R
EGISTERS
.................................................................................... 5-2
T
ABLE
5–2.
IDE B
US
M
ASTER
C
ONTROL
R
EGISTERS
................................................................................. 5-2
T
ABLE
5–3. 40-P
IN
P
RIMARY
IDE C
ONNECTOR
P
INOUT
............................................................................ 5-3
T
ABLE
5–4. D
ISKETTE
D
RIVE
C
ONTROLLER
C
ONFIGURATION
R
EGISTERS
.................................................. 5-5
T
ABLE
5–5. D
ISKETTE
D
RIVE
I
NTERFACE
C
ONTROL
R
EGISTERS
................................................................ 5-5
T
ABLE
5–6.
34-P
IN
D
ISKETTE
D
RIVE
C
ONNECTOR
P
INOUT
........................................................................ 5-7
T
ABLE
5–7.
DB-9 S
ERIAL
C
ONNECTOR
P
INOUT
......................................................................................... 5-8
T
ABLE
5–8. S
ERIAL
I
NTERFACE
C
ONFIGURATION
R
EGISTERS
.................................................................... 5-9
T
ABLE
5–9. S
ERIAL
I
NTERFACE
C
ONTROL
R
EGISTERS
............................................................................. 5-10
T
ABLE
5–10. P
ARALLEL
I
NTERFACE
C
ONFIGURATION
R
EGISTERS
........................................................... 5-13
T
ABLE
5–11.
P
ARALLEL
I
NTERFACE
C
ONTROL
R
EGISTERS
....................................................................... 5-14
T
ABLE
5–12. DB-25 P
ARALLEL
C
ONNECTOR
P
INOUT
.............................................................................. 5-15
T
ABLE
5–13. 8042-T
O
-K
EYBOARD
C
OMMANDS
...................................................................................... 5-17
T
ABLE
5–14. K
EYBOARD
I
NTERFACE
C
ONFIGURATION
R
EGISTERS
.......................................................... 5-18
T
ABLE
5–15. CPU C
OMMANDS
T
O
T
HE
8042.......................................................................................... 5-20
T
ABLE
5–16. K
EYBOARD
/P
OINTING
D
EVICE
C
ONNECTOR
P
INOUT
.......................................................... 5-21
T
ABLE
5–17. USB I
NTERFACE
C
ONFIGURATION
R
EGISTERS
.................................................................... 5-24
T
ABLE
5–18. USB C
ONTROL
R
EGISTERS
................................................................................................. 5-24
 previous next