![](http://pdfasset.owneriq.net/a/30/a30c0cbf-e529-4021-94a0-61f8a80f679a/a30c0cbf-e529-4021-94a0-61f8a80f679a-bg1b.png)
PRELIMINARY 27
8XC251SA/SB/SP/SQ HIGH-PERFORMANCE CHMOS MICROCONTROLLER
Figure 12. External Bus Cycle: Data Write (Page Mode)
WR#
P2
P0/A16/A17
T
LHLL
†
T
WLWH
†
T
WHLH
A4182-01
XTAL1
ALE
T
OSC
T
WHQX
T
QVWH
T
WHQX
T
AVWL1
†
T
AVWL2
†
T
WHAX
A15:8
D7:0
Data Out
A7:0/A16/A17
†
The value of this parameter depends on wait states. See the table of AC characteristics.
T
AVLL
†
T
LLAX
T
LHAX
†