5.15ReceiveInterruptMaskSetRegister(RXINTMASKSET)
EthernetMediaAccessController(EMAC)Registers
Thereceiveinterruptmasksetregister(RXINTMASKSET)isshowninFigure55anddescribedin
Table54.
Figure55.ReceiveInterruptMaskSetRegister(RXINTMASKSET)
3116
Reserved
R-0
158
Reserved
R-0
76543210
RX7MASKRX6MASKRX5MASKRX4MASKRX3MASKRX2MASKRX1MASKRX0MASK
R/W1S-0R/W1S-0R/W1S-0R/W1S-0R/W1S-0R/W1S-0R/W1S-0R/W1S-0
LEGEND:R=Readonly;R/W=Read/Write;W1S=Write1toset,writeof0hasnoeffect;-n=valueafterreset
Table54.ReceiveInterruptMaskSetRegister(RXINTMASKSET)FieldDescriptions
BitFieldValueDescription
31-8Reserved0Reserved
7RX7MASK0-1Receivechannel7masksetbit.Write1toenableinterrupt,awriteof0hasnoeffect.
6RX6MASK0-1Receivechannel6masksetbit.Write1toenableinterrupt,awriteof0hasnoeffect.
5RX5MASK0-1Receivechannel5masksetbit.Write1toenableinterrupt,awriteof0hasnoeffect.
4RX4MASK0-1Receivechannel4masksetbit.Write1toenableinterrupt,awriteof0hasnoeffect.
3RX3MASK0-1Receivechannel3masksetbit.Write1toenableinterrupt,awriteof0hasnoeffect.
2RX2MASK0-1Receivechannel2masksetbit.Write1toenableinterrupt,awriteof0hasnoeffect.
1RX1MASK0-1Receivechannel1masksetbit.Write1toenableinterrupt,awriteof0hasnoeffect.
0RX0MASK0-1Receivechannel0masksetbit.Write1toenableinterrupt,awriteof0hasnoeffect.
98EthernetMediaAccessController(EMAC)/ManagementDataInput/Output(MDIO)SPRUEQ6–December2007
SubmitDocumentationFeedback
