Filter
Top Products
12 XLi IEEE 1588 Clock
997-01510-03, Rev. C, 12/12/2006
SSSSSSSSSSSS SSSSSSSSSS SSSSSSS S SSS S SSSSS S
1
J1 Input – Time Interval - Event Time
The Time Interval - Event Time (TIET) option measures a 1 PPS or Event input signal on J1 against the
XLi derived time. The rising edge of the pulse is measured against XLi time with 5 ns resolution.
See “
F110 – J1 Input (TIET)” on page 99.
Note: Any stray input capacitance loading will impact TIET measurements
Note: Configuring J1 as the input for a time code reference source is not supported.
J2 Output – Rate Out
See “F111 – J2 Output (Rate)” on page 102.
Note: Configuring J2 as a Programmable Pulse Output (PPO) is not supported.
Pulse Width 100 ns, min.
Active Edge: Rising
Amplitude (DC):
Logic Low: < 1.25V and Min. 300mV
Logic Hi: >1.25V and Max 10V
Impedance: 100 k
Ω, 50 Ω
Resolution: 5 ns, Single Shot
Accuracy
Refer to
“System Time & Frequency Accuracy” on page 10
Rate: 1 PPS, 10 PPS, 100 PPS, 1 kPPS, 10 kPPS, 100 kPPS, 1 MPPS, 5
MPPS, 10 MPPS
Duty cycle: 40-60%
± 10%
Amplitude (TTL): TTL Levels into 50
Ω
Quantity: 1
Connector: Female BNC
Factory setting: 10 MPPS