Filter
Top Products
34 www.xilinx.com ML310 User Guide
1-800-255-7778 UG068 (v1.01) August 25, 2004
Chapter 2: ML310 Embedded Development Platform
R
The PPC405 JTAG (Joint Test Action Group) Debug port complies with IEEE standard
1149.1-1990, IEEE Standard Test Access Port and Boundary Scan Architecture. This
standard describes a method for accessing internal chip resources using a four-signal or
five-signal interface. The PPC405 JTAG Debug port supports scan-based board testing and
is further enhanced to support the attachment of debug tools. These enhancements comply
with the IEEE 1149.1 specifications for vendor-specific extensions and are compatible with
standard JTAG hardware for boundary-scan system testing.
The PPC405 JTAG debug port supports the four required JTAG signals: TCK, TMS, TDI,
and TDO. It also implements the optional TRST signal. The frequency of the JTAG clock
signal can range from 0 MHz (DC) to one-half of the processor clock frequency. The JTAG
debug port logic is reset at the same time the system is reset, using TRST. When TRST is
asserted, the JTAG TAP controller returns to the test-logic reset state.
Refer to the PPC405 Processor Block Manual for more information on the JTAG debug-port
signals. Information on JTAG is found in the IEEE standard 1149.1-1990.
(3)(3)
Figure 2-9 shows a 38-pin Mictor connector that combines the CPU Trace and the CPU
Debug interfaces for high-speed, controlled-impedance signaling. For more information
functions: starting and stopping the processor, single-stepping instruction execution on the
trace-debug capabilities, how trace-debug works, and how to connect an external trace
tool, see the RISCWatch Debugger User’s Guide.
3. Virtex-II Pro Platform FPGA Documentation - Volume 2(a): PPC405 User Manual, March 2002 Release, p. 557.
Figure 2-9: Combined Trace/Debug Connector Pinout
UG068_05_20_073004
037
035
033
031
029
027
025
023
021
019
017
015
013
011
009
007
005
003
001
CPU_TRST_N
CPU_TDI
CPU_TMS
CPU_TCK
ATD_12
ATD_13
ATD_14
ATD_15
ATD_8
ATD_9
ATD_10
ATD_11
CPU_TDO
CPU_HALT_N
TRC_TS6
TRC_TS5
TRC_TS4
TRC_TS3
TRC_TS1E
TRC_TS2E
TRC_TS2O
TRC_TS1O
ATD 17
ATD 16
ATD 18
ATD 19
TRC_CLK
TRC_VSENSE
038
036
034
032
030
028
026
024
022
020
018
016
014
012
010
008
006
004
002
GND, G1, G2, G3, G4, G5
MICTOR 38
2.5V