Texas Instruments 1 Laptop User Manual


  Open as PDF
of 198
 
MPB Schematic Diagrams B-17
Figure B-4 MPB VGA Board Logic Diagrams (Sheet 2 of 5)
3
3
3
3
3
3
1
2
3
4 5
6
7
8
RP8
SRN33
C28
SCD1U
C18
SCD1U
1
2
3
4 5
6
7
8
RP7
SRN33
RASA#
RASB#
CASAH#
CASAL#
WEA#
WEB#
PRASA#
PRASB#
PCASAH#
PCASAL#
PWEA#
PWEB#
C2
SC10U16V
C12
SCD1U
+5V
VGAPWR
VRAMVCC
DVCC
AVCC
CVCC0
CVCC1
+5V
3 VAA[0..8]
V
M
A
D
1
V
M
A
D
2
V
M
A
D
3
V
M
A
D
4
V
M
A
D
5
V
M
A
D
6
V
M
A
D
7
V
M
A
D
8
V
M
A
D
9
V
M
A
D
1
0
V
M
A
D
1
1
V
M
A
D
1
2
V
M
A
D
1
3
V
M
A
D
1
4
V
M
A
D
1
5
V
M
B
D
0
V
M
B
D
1
V
M
B
D
2
V
M
B
D
3
V
M
B
D
4
V
M
B
D
5
V
M
B
D
6
V
M
B
D
7
V
M
B
D
8
V
M
B
D
9
V
M
B
D
1
0
V
M
B
D
1
1
V
M
B
D
1
2
V
M
B
D
1
3
V
M
B
D
1
4
V
M
B
D
1
5
V
A
A
0
V
A
A
1
V
A
A
2
V
A
A
3
V
A
A
4
V
A
A
5
V
A
A
6
V
A
A
7
V
A
A
8
3
3
1 2
R21
4K7R3
1 2
R24
33R3
IDSEL
11
IRDY#
23
STOP#
27
DEVSEL#
25
PAR
31
C/BE3#
10
RESET#
207
C/BE1#
32
TRDY#
24
A
D
1
8
1
8
A
D
1
7
1
9
FRAME#
22
C/BE0#
43
C/BE2#
21
ROMA0
179
ROMA1
180
ROMA2
182
ROMA3
183
ROMA4
185
ROMA10
186
ROMA5
187
ROMA6
189
ROMA9
190
ROMA7
191
ROMA8
192
ROMA12
193
ROMA13
194
ROMA15
195
ROMA14
196
ROMA16
197
ROMA17
198
A
D
0
0
5
1
A
D
0
1
5
0
A
D
0
2
4
9
A
D
0
3
4
8
A
D
0
4
4
7
A
D
0
5
4
6
A
D
0
6
4
5
A
D
0
7
4
4
A
D
0
8
4
1
A
D
0
9
4
0
A
D
1
0
3
8
A
D
1
1
3
7
A
D
1
2
3
6
A
D
1
3
3
5
A
D
1
4
3
4
A
D
1
5
3
3
REFCLK
203
(RESERVED)
204
STNDBY#
178
A
V
C
C
5
9
A
G
N
D
5
6
B
V
C
C
9
B
V
C
C
4
2
D
V
C
C
6
6
I
V
C
C
8
0
M
V
C
C
C
1
0
8
I
G
N
D
7
7
M
G
N
D
C
1
0
5
M
G
N
D
B
1
3
9
I
G
N
D
1
8
4
B
G
N
D
1
2
B
G
N
D
2
6
B
G
N
D
3
9
D
G
N
D
6
3
M
A
D
8
1
7
0
M
A
D
9
1
7
1
M
A
D
1
0
1
7
2
M
A
D
1
1
1
7
3
M
A
D
1
2
1
7
4
M
A
D
1
3
1
7
5
M
A
D
1
4
1
7
6
M
A
D
1
5
1
7
7
A
A
0
1
4
5
A
A
1
1
4
6
A
A
2
1
4
7
A
A
3
1
4
8
A
A
4
1
4
9
A
A
5
1
5
0
A
A
6
1
5
1
A
A
7
1
5
2
A
A
8
1
5
3
RASA#
156
CASAH#
159
M
B
D
1
1
2
8
M
B
D
2
1
2
9
M
B
D
3
1
3
0
M
B
D
4
1
3
1
M
B
D
5
1
3
2
M
B
D
6
1
3
3
M
B
D
7
1
3
4
P0
71
P1
72
P2
73
P3
74
P4
75
P5
76
P6
78
P7
79
LP
68
FLM
67
SHFCLK
70
ENAVDD
62
R
60
G
58
B
57
HSYNC
65
VSYNC
64
ROMA11
188
ENAVEE
61
A
D
1
6
2
0
M
A
D
0
1
6
2
M
A
D
1
1
6
3
M
A
D
2
1
6
4
M
A
D
3
1
6
5
M
A
D
4
1
6
6
M
A
D
5
1
6
7
M
A
D
6
1
6
8
M
A
D
7
1
6
9
32KHZ
154
CASAL#
160
WEA#
157
M
B
D
0
1
2
7
M
B
D
8
1
3
5
M
B
D
9
1
3
6
M
B
D
1
0
1
3
7
M
B
D
1
1
1
3
8
M
B
D
1
2
1
4
0
M
B
D
1
3
1
4
1
M
B
D
1
4
1
4
3
M
B
D
1
5
1
4
4
RASB#
123
CASBH#
125
CASBL#
126
WEB#
124
P8
81
P9
82
P10
83
P11
84
P12
85
P13
86
P14
87
P15
88
ACTI
53
ENABKL
54
M
69
A20
199
ROMOE#
200
CLK
201
A23
28
SERR#
30
M
V
C
C
B
1
4
2
I
V
C
C
1
8
1
C
V
C
C
0
2
0
5
C
V
C
C
1
2
0
6
C
G
N
D
0
2
0
2
C
G
N
D
1
2
0
8
RSET
55
PERR#
29
A
D
1
9
1
7
A
D
2
0
1
6
A
D
2
1
1
5
A
D
2
2
1
4
A
D
2
3
1
3
A
D
2
4
8
A
D
2
5
7
A
D
2
6
6
A
D
2
7
5
A
D
2
8
4
A
D
2
9
3
A
D
3
0
2
A
D
3
1
1
MCD0
106
MCD1
107
MCD2
109
MCD3
110
MCD4
111
MCD5
112
MCD6
113
MCD7
114
MCD8
115
MCD9
116
MCD10
117
MCD11
118
MCD12
119
MCD13
120
MCD14
121
MCD15
122
C
A
0
9
0
C
A
1
9
1
C
A
2
9
2
C
A
3
9
3
C
A
4
9
4
C
A
5
9
5
C
A
6
9
6
C
A
7
9
7
C
A
8
9
8
H
R
E
F
9
9
RASC#
101
CASCH#
103
CASCL#
104
WEC#
102
OEC#
100
B
G
N
D
5
2
D
G
N
D
8
9
M
V
C
C
A
1
5
8
M
G
N
D
A
1
6
1
OEAB#
155
U4
CT65550
1
2
3
4 5
6
7
8
RP9
SRN4K7
VMAD[0..15]
VMBD[0..15]
V
M
A
D
0
AD22
VAA0
VAA5
SB
1
1
1
1
1
1
1
1
IRDY#
TRDY#
DEVSEL#
STOP#
PAR
FRAME#
PCIRST#
C/BE#[0..3]
C/BE#0
C/BE#1
C/BE#2
C/BE#3
12
G1
GAP-CLOSE
SB
65550-B
12
R12
33R3
VRAMOE#
Y0
Y1
Y2
3
3
3
1
2
3
4 5
6
7
8
RP5
SRN22
1
2
3
4 5
6
7
8
RP6
SRN22
1
2
3
4 5
6
7
8
RP3
SRN22
1
2
3
4 5
6
7
8
RP4
SRN22
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
U3
QPRN-R27C15
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
U2
QPRN-R27C15
CASBH#
CASBL#
UD[0..3]
LD[0..3]
UD3
UD2
UD1
UD0
LD3
LD2
LD1
LD0
SUD3
SUD2
SUD1
SUD0
SUD7
PCASBH#
PCASBL#
1
1
1
1
1
1
SUD[0..7]
CRT_G
CRT_R
CRT_B
CRT_HS
CRT_VS
SUD6
SUD4
SUD5
R
G
B
HSYNC
VSYNC
1
1
1
2
R5
75R3
1
2
R6
75R3
1
2
R7
75R3
Y[0..7]
UV[0..7]
ZV_PCLK
Y3
Y4
Y5
Y6
Y7
UV0
UV1
UV2
UV3
UV4
UV5
UV7
UV6
ZV_PCLK
1
1
1
1
1
1
1
1
4
4
4
4
12
R18
10R3
12
R19
10R3
12
R20
10R3
12
R17
10R3
C33
SC47P
C34
SC47P
C35
SC33P
C36
SC33P
C37
SC33P
SHFCLK
MOD
LP
LFS
$VGA_14M
PERR#
SERR#
DDC_DATA
DDC_CLK
@32K2
$VGACLK
STNDBY#
RGBGND
1
1
5
4
AD[0..31]
ENAVEE
ENAVDD
R[0..7]
A
D
0
R0
R1
R2
R3
R4
R5
R6
R7
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
U1
QPRN-R27C15
1
2
3
4 5
6
7
8
RP2
SRN22
1
2
3
4 5
6
7
8
RP1
SRN22
A
D
1
A
D
2
A
D
3
A
D
4
A
D
5
A
D
6
A
D
7
A
D
8
A
D
9
A
D
1
0
A
D
1
1
A
D
1
2
A
D
1
3
A
D
1
4
A
D
1
5
A
D
1
6
A
D
1
7
A
D
1
8
A
D
1
9
A
D
2
0
A
D
2
1
A
D
2
2
A
D
2
3
A
D
2
4
A
D
2
5
A
D
2
6
A
D
2
7
A
D
2
8
A
D
2
9
A
D
3
0
A
D
3
1
Z
V
_
H
R
E
F
Z
V
_
V
R
E
F
VGA CONTROLLER
1
1
1
2
R8
560R3
ZV_HREF
ZV_VREF
RGBGND
RGBGND
RGBGND
RGBGND
 previous next