www.ti.com
DDR_CLK
DDR_CLK
DDR_CKE
DDR_CS
DDR_WE
DDR_RAS
DDR_CAS
DDR_DQM0
DDR_DQM1
DDR_DQS0
DDR_DQS1
DDR_BA[2:0]
DDR_A[13:0]
DDR_D[15:0]
DDR_VREF
DDR_ODT0
DDR_DQS0
DDR_DQS1
CK
CK
CKE
CS
WE
RAS
CAS
LDM
UDM
LDQS
UDQS
BA[2:0]
A[12:0]
DQ[15:0]
ODT
VREF
LDQS
UDQS
DDR2
memory
x16−bit
VREF
DDR2
memory
controller
DDR_ODT1
DDR_DQGATE0
(A)
DDR_DQGATE1
(A)
DDR_DQGATE2
(A)
DDR_DQGATE3
(A)
UsingtheDDR2MemoryController
Figure18.ConnectingtoaSingle16-BitDDR2SDRAMDevice
AThesepinsareusedasatimingreferenceduringmemoryreads.Forroutingrules,seethedevice-specificdata
manual.
SPRUEK5A–October2007DSPDDR2MemoryController31
SubmitDocumentationFeedback