![](http://pdfasset.owneriq.net/1/37/137a2d8d-7614-42d1-9e13-933b7ed7a390/137a2d8d-7614-42d1-9e13-933b7ed7a390-bg2c.png)
43
80
80
50QMA
50QMA
N/B Maintenance
N/B Maintenance
Pin name Current Define Power plane
GPIO28 X I/O RESUME
GPIO29 PANEL_ID1 I MAIN
GPIO30 PANEL_ID2 I MAIN
GPIO31 PANEL_ID3 I MAIN
GPIO32 PCLKRUN# I/O MAIN
GPIO33 MB_ID0 I/O MAIN
GPIO34 MB_ID1 I/O MAIN
GPIO40 MXM_DETECT# I MAIN
GPIO41 CRT_IN# I MAIN
GPIO48 X O MAIN
GPIO49 HPWRGD OD O MAIN
1.5 Appendix 1: Intel ICH6-M GPIO Definitions (2)
Continue to previous page
MiTac Secret
Confidential Document