Fujitsu F2MC-8FX Computer Hardware User Manual


 
245
APPENDIX B Bus Operation List
C7 MOVW A, @EP 3 1 N +2 The following
following instruction
10 0
2 (EP) address Data(H byte) 1 0 0
3 (EP)+1 address Data(L byte) 1 0 0
D7 MOVW @EP, A 3 1 N +2 The following
following instruction
10 0
2 (EP) address Data(H byte) 0 1 0
3 (EP)+1 address Data(L byte) 0 1 0
85 MOV dir, #d8 4 1 N +2 #d8 1 0 0
2 dir address Data 0 1 0
3 N +3 The following
instruction
10 0
4 N +4 The following
following instruction
10 0
95 CMP dir, #d8 4 1 N +2 #d8 1 0 0
2 dir address Data 1 0 0
3 N +3 The following
instruction
10 0
86 MOV @IX+off,
#d8
4 1 N +2 #d8 1 0 0
2 N +3 The following
instruction
10 0
3 (IX)+off address Data 0 1 0
4 N +4 The following
following instruction
10 0
96 CMP @IX+off, #d8 4 1 N +2 #d8 1 0 0
2 N +3 The following
instruction
10 0
3 (IX)+off address Data 1 0 0
4 N +4 The following
following instruction
10 0
Table B-1 Bus Operation List (6/11)
CODE MNEMONIC ~ Cycle Address bus Data bus RD WR RMW