Filter
Top Products
TMP92CM22
2007-02-16
92CM22-158
7 6 5 4 3 2 1 0
Bit symbol − BR0ADDE BR0CK1 BR0CK0 BR0S3 BR0S2 BR0S1 BR0S0BR0CR
(1203H)
Read/Write R/W
After reset 0 0 0 0 0 0 0 0
Function Always
write “0”.
+ (16 − K)/16
division
0: Disable
1: Enable
00: φT0
01: φT2
10: φT8
11: φT32
Divided frequency setting
7 6 5 4 3 2 1 0
Bit symbol BR0K3 BR0K2 BR0K1 BR0K0BR0ADD
(1204H)
Read/Write R/W
After reset 0 0 0 0
Function
Sets frequency divisor “K”
(Divided by N + (16 − K)/16).
Sets baud rate generator frequency divisor
BR0CR<BR0ADDE> = 1 BR0CR<BR0ADDE> = 0
BR0CR
<BR0S3:0>
BR0ADD
<BR0K3:0>
0000 (N = 16)
or
0001 (N = 1)
0010 (N = 2)
1111 (N = 15)
0001 (N = 1) (UART only)
1111 (N = 15)
0000 (N = 16)
0000 Disable Disable
0001 (K = 1)
1111 (K = 15)
Disable
Divided by
N + (16-K) /16
Divided by N
Note1:Availability of +(16-K)/16 division function
N UART mode I/O mode
2 to 15 ○ ×
1 , 16 × ×
The baud rate generator can be set to “1” in UART mode only when the +(16-K)/16 division function is not used. Do not
use in I/O interface mode.
Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when + (16-K)/16 division function
is used. Writes to unused bits in the BR0ADD register do not affect operation, and undefined data is read from these
unused bits.
Figure 3.9.11 Baud Rate Generator Control (for SIO0, BR0CR, and BR0ADD)
Setting the input clock of baud rate generator
00 Internal clock φT0
01 Internal clock φT2
10 Internal clock φT8
11 Internal clock φT32
+ (16 − K)/16 divisions enable
0 Disable
1 Enable
~
~
~