10004281-02 CC1000dm User’s Manual I-1
. . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I
NDEX
Numerics
66 MHz enable signal, PCI 3-13
A
address signal, PCI 3-12
air flow rate 2-10
arbitration, PCI 3-3
B
basic Hot Swap 4-3
block diagram, general system 1-2
bus command signal, PCI 3-12
bus interface 4-1
byte enable signal, PCI 3-12
C
caution statements
3.3 volt signaling support 2-7
ESD protection 2-1
circuit board dimensions 2-1
clock generation 4-2
clock signal, PCI 3-12
compliance 1-3
component map
bottom 2-3
top 2-2
configuration registers, PCI 3-6 to
3-10
connectors
J1 pin assignments 4-5
J11-J14 pin assignments 3-14
J2 pin assignments 4-6
J21-J24 pin assignments 3-15
J3 pin assignments 4-7
J5 pin assignments 4-8
JP1/JP2 JTAG header 3-11
JP6 JTAG header 2-9
overview 2-4
contents, table of ii-iii
customer support 2-13
D
data buffers 4-1
data signal, PCI 3-12
device mapping 3-2
device select signal, PCI 3-12
E
equipment for setup 2-7
EREADY signal, PCI 3-12
ESD prevention 2-1
F
features, general 1-1
figures, list of iii-v
FRAME signal, PCI 3-12
full Hot Swap 4-3
fuses and jumpers overview 2-5
G
glossary of acronyms 5-1
GNT signal, PCI 3-12
grounding 2-1
H
high availability 4-3
Hot Swap
blue LED 2-7
bus isolation circuitry 4-4
enumeration signal 4-4
overview 4-2
power-ramping circuitry 4-4
reset signal 4-4
resources 4-4
staged backplane pins 4-4
status signal 4-4
I
IDSEL signal, PCI 3-12
installation of the board 2-7
interrupt mapping, PMCx 3-3
IRDY signal, PCI 3-13
J
JTAG header
PLD 2-9
PMC 3-11
jumper settings 2-7 to 2-9
L
LED, Hot Swap 2-7
lock signal, PCI 3-13
M
mean time between failures (MTBF)
1-2
Monarch functionality 3-2
MONARCH signal, PCI 3-13
N
non-Hot Swap 4-3
notation conventions 1-4
O
operating temperature 2-10
operational checks 2-10
P
PAR signal, PCI 3-13
PAR64 signal, PCI 3-13
PCI 6254
arbitration 3-3
bridge EEPROM 3-6
configuration registers 3-6 to
3-10