Filter
Top Products
Internal clock
EM_CS[5:2]
EM_A/EM_BA
EM_D
EM_OE
EM_WE
EM_RW
Setup
Strobe
Hold
2
3
2
Address
Data
www.ti.com
Architecture
Figure 5. Timing Waveform of an Asynchronous Write Cycle in Normal Mode
17
SPRUEQ7C–February 2010 Asynchronous External Memory Interface (EMIF)
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated