Filter
Top Products
Intel® PXA27x Processor Family Specification Update 17
Errata
Implication: TBD
Workaround: Do not set KPKDI[Interval] to less than 10ms.
Status: No Fix
E12. USBH: USBH register UHCRHPSx[CCS] bit set incorrectly after power
on
Problem: The UHCRHPSx[CCS] bit may be set after power on reset. Under normal conditions, when set,
this bit indicates that a USB device is connected to the USB host port. The error is that this bit is
being set even though there is no device physically connected to the USB host unit.
Implication: TBD
Workaround: Disable global port power for the USB host unit. Only enable individual port power for the USB
host ports that will be used in the system.
Status: No Fix
E13. AC97: Command-done bit remains set after an AC97 cold reset.
Problem: After an AC97 cold reset is asserted (GCR[nCRST]=0) when the AC97 controller unit is enabled
again, the command-done bit (GSR[CDONE]) is getting set when it should not.
1. Enable the AC97 unit.
2. Enable the codec.
3. Write some data to the codec register using AClink.
4. Wait for command-done bit (GSR[CDONE]) to set and then clear it.
5. Shut down the codec by writing 0x1000 to codec address 0x26.
6. Wait for command-done bit (GSR[CDONE]) to set and then clear it.
7. Generate wakeup event from Codec and wait for primary codec resume bit (GSR[PRESINT])
or secondary codec resume bit (GSR[SRESINT]) to set.
8. Once resume bit is set, assert a cold reset by writing 0 to GCR[nCRST].
9. Enable the AC97 controller and read the GSR. The command-done bit is set; however, it
should be clear.
Implication: TBD
Workaround: After asserting cold reset, the GSR[CDONE] bit must be cleared by writing a 1 to GSR[CDONE].
Status: No Fix
E14. POWER MANAGER: Fast ramp rates on voltage pins can cause high
current consumption.
Problem: If voltage rise/stabilization time is too fast for any of the voltage pins (VCC_core, VCC_mem,
VCC_batt, etc.), then the internal circuitry causes high current consumption on these voltage pins.
This condition will not damage the internal circuitry of the processor. The duration of the high
current consumption is less than 20µsec.
The following describes the current consumption in order of voltage domain bootup sequence.
• If the voltage rise/stabilization time of VCC_BATT is longer than 500µsec at room
temperature, then the combined current on VCC_BATT will be less than 100mA for less than
20µsec.