Filter
Top Products
Intel
®
41210 Serial to Parallel PCI Bridge Developer’s Manual 13
Signal Description
Signal Description 2
The “#” symbol at the end of a signal name indicates that the active (asserted) state occurs when
the signal is at a low voltage level. When “#” is not present after the signal name, the signal is
asserted when at the high voltage level. The following notations are used to describe the signal
type:
I: Input pin
O: Output pin
OD: Open-drain Output pin
I/O: Bidirectional Input/Output pin
I/OD: Bidirectional Input/Open-drain Output pin
2.1 On-Die Termination (ODT)
The Intel
®
41210 Serial to Parallel PCI Bridge (also called the 41210 Bridge or the 41210)
incorporates On-Die Termination (ODT) for most of the PCI interface signals. ODT eliminates the
need for the system designer to incorporate external pull-up resistors in the design.
Table 1, “ODT Signals” on page 14 lists the signals that have an on-die termination of 8.33 KΩ @
40%.