Filter
Top Products
Intel
®
41210 Serial to Parallel PCI Bridge Developer’s Manual 31
PCI-X Interface
of reordering allowed. Retry is not considered an error condition, so there is no error logging
or reporting done on a retry.
• The 41210 terminates a transaction with retry to an initiator when one of the following
conditions is met:
— The 41210 receives a new memory read transaction, and the 41210 delayed transaction
queue is full.
— The 41210 receives a memory read that has already been queued, but has not completed
on PCI Express*.
— The 41210 receives a memory read that has been queued and completed on PCI Express*,
but ordering rules require a downstream posted write to complete ahead of it.
— A LOCK transaction has been established from PCI Express*-to-PCI.
— The 41210 receives a memory write transaction, and the 41210 has no free buffer space to
accept the write.
— A memory write transaction is from a master other than the master that was previously
retried (starvation prevention mechanism).
• The 41210 disconnects an initiator when one of the following conditions is met:
— The 41210 cannot accept any more write data.
— The 41210 has no more read data to deliver.
— The memory address is non-linear.
— The inverse decode window ends.
• The 41210 returns a target abort to PCI when the following condition is met.
— The cycle master aborted, or the target aborted on PCI Express*/peer PCI.