Filter
Top Products
TMS320C6712D
FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR
SPRS293A − OCTOBER 2005 − REVISED NOVEMBER 2005
70
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443
ASYNCHRONOUS MEMORY TIMING
timing requirements for asynchronous memory cycles
†‡
(see Figure 26−Figure 27)
NO.
−150
UNIT
NO.
MIN MAX
UNIT
3 t
su(EDV-AREH)
Setup time, EDx valid before ARE high 6.5 ns
4 t
h(AREH-EDV)
Hold time, EDx valid after ARE high 1 ns
6 t
su(ARDY-EKOH)
Setup time, ARDY valid before ECLKOUT high 3 ns
7 t
h(EKOH-ARDY)
Hold time, ARDY valid after ECLKOUT high 2.3 ns
†
To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in
the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide
enough (e.g., pulse width = 2E) to ensure setup and hold time is met.
‡
RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are
programmed via the EMIF CE space control registers.
switching characteristics over recommended operating conditions for asynchronous memory
cycles
द
(see Figure 26−Figure 27)
NO.
PARAMETER
−150
UNIT
NO.
PARAMETER
MIN MAX
UNIT
1 t
osu(SELV-AREL)
Output setup time, select signals valid to ARE low RS*E − 1.7 ns
2 t
oh(AREH-SELIV)
Output hold time, ARE high to select signals
invalid
RH*E − 1.7 ns
5 t
d(EKOH-AREV)
Delay time, ECLKOUT high to ARE valid 1.5 7 ns
8 t
osu(SELV-AWEL)
Output setup time, select signals valid to AWE low WS*E − 1.7 ns
9 t
oh(AWEH-SELIV)
Output hold time, AWE high to select signals and EDx invalid WH*E − 1.7 ns
10 t
d(EKOH-AWEV)
Delay time, ECLKOUT high to AWE valid 1.5 7 ns
11 t
osu(EDV-AWEL)
Output setup time, ED valid to AWE low
(WS−1)*E −
1.7
ns
‡
RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are
programmed via the EMIF CE space control registers.
§
E = ECLKOUT period in ns
¶
Select signals include: CE[3:0]
, BE[1:0], EA[21:2], and AOE.