Filter
Top Products
CBI/CGI Technical Reference
Chassis PlansA-8
PORT 80 CODES
(
CONTINUED) Code Description
24
25
27
28
2A
2B
2C
2D
2E
2F
30
31
32
34
37
38
39
3A
3B
40
42
43
Configuration required before interrupt vector initialization complete. Interrupt vector
initialization about to begin.
Interrupt vector initialization done. Clearing password if POST diagnostic switch is
on.
Any initialization before setting video mode to be done next.
Initialization before setting video is complete. Configuring monochrome mode and
color mode settings next.
Bus initialization (system, static, output devices) to be done next, if present. (See
end of Port 80H Codes for details of different buses.)
Passing control to video ROM to perform any required configuration before video
ROM test.
All necessary processing before passing control to video ROM is done. Looking for
video ROM next and passing control to it.
Video ROM has returned control to BIOS POST. Performing any required processing
after video ROM had control.
Completed post-video ROM test processing. If EGA/VGA controller not found,
performing display memory read/write test next.
EGA/VGA controller not found. Display memory read/write test about to begin.
Display memory read/write test passed. Looking for retrace checking next.
Display memory read/write test or retrace checking failed. Performing alternate
display memory read/write test next.
Alternate display memory read/write test passed. Looking for alternate display retrace
checking next.
Video display checking over. Setting display mode next.
Display mode set. Displaying power-on message next.
Initializing bus (input, IPL, general devices) next, if present. (See end of Port 80H
Codes for details of different buses.)
Displaying bus initialization error messages. (See end of Port 80H Codes for details
of different buses.)
New cursor position read and saved. Displaying “Hit <DEL>” message next.
“Hit <DEL>” message displayed. Protected mode memory test about to start.
Preparing descriptor tables next.
Descriptor tables prepared. Entering protected mode for memory test next.
Entered protected mode. Enabling interrupts for diagnostics mode next.