![](http://pdfasset.owneriq.net/b/ed/bedfe8e4-b871-4797-ada0-30396b7dc05c/bedfe8e4-b871-4797-ada0-30396b7dc05c-bg7a.png)
www.ti.com
4.12VideoDisplayRegisters
4.12.1VideoDisplayStatusRegister(VDSTAT)
VideoDisplayRegisters
TheregistersforcontrollingthevideodisplaymodeofoperationarelistedinTable4-5.Seethe
device-specificdatasheetforthememoryaddressoftheseregisters.
Table4-5.VideoDisplayControlRegisters
Offset
Address
(1)
AcronymRegisterNameSection
200hVDSTATVideoDisplayStatusRegisterSection4.12.1
204hVDCTLVideoDisplayControlRegisterSection4.12.2
208hVDFRMSZVideoDisplayFrameSizeRegisterSection4.12.3
20ChVDHBLNKVideoDisplayHorizontalBlankingRegisterSection4.12.4
210hVDVBLKS1VideoDisplayField1VerticalBlankingStartRegisterSection4.12.5
214hVDVBLKE1VideoDisplayField1VerticalBlankingEndRegisterSection4.12.6
218hVDVBLKS2VideoDisplayField2VerticalBlankingStartRegisterSection4.12.7
21ChVDVBLKE2VideoDisplayField2VerticalBlankingEndRegisterSection4.12.8
220hVDIMGOFF1VideoDisplayField1ImageOffsetRegisterSection4.12.9
224hVDIMGSZ1VideoDisplayField1ImageSizeRegisterSection4.12.10
228hVDIMGOFF2VideoDisplayField2ImageOffsetRegisterSection4.12.11
22ChVDIMGSZ2VideoDisplayField2ImageSizeRegisterSection4.12.12
230hVDFLDT1VideoDisplayField1TimingRegisterSection4.12.13
234hVDFLDT2VideoDisplayField2TimingRegisterSection4.12.14
238hVDTHRLDVideoDisplayThresholdRegisterSection4.12.15
23ChVDHSYNCVideoDisplayHorizontalSynchronizationRegisterSection4.12.16
240hVDVSYNS1VideoDisplayField1VerticalSynchronizationStartRegisterSection4.12.17
244hVDVSYNE1VideoDisplayField1VerticalSynchronizationEndRegisterSection4.12.18
248hVDVSYNS2VideoDisplayField2VerticalSynchronizationStartRegisterSection4.12.19
24ChVDVSYNE2VideoDisplayField2VerticalSynchronizationEndRegisterSection4.12.20
250hVDRELOADVideoDisplayCounterReloadRegisterSection4.12.21
254hVDDISPEVTVideoDisplayEventRegisterSection4.12.22
258hVDCLIPVideoDisplayClippingRegisterSection4.12.23
25ChVDDEFVALVideoDisplayDefaultDisplayValueRegisterSection4.12.24
260hVDVINTVideoDisplayVerticalInterruptRegisterSection4.12.25
264hVDFBITVideoDisplayFieldBitRegisterSection4.12.26
268hVDVBIT1VideoDisplayField1VerticalBlankingBitRegisterSection4.12.27
26ChVDVBIT2VideoDisplayField2VerticalBlankingBitRegisterSection4.12.28
(1)
Theabsoluteaddressoftheregistersisdevice/portspecificandisequaltothebaseaddress+offsetaddress.Seethe
device-specificdatasheettoverifytheregisteraddresses.
Thevideodisplaystatusregister(VDSTAT)indicatesthecurrentdisplaystatusofthevideoport.
TheVDXPOSandVDYPOSbitstrackthecoordinatesofthemost-recentlydisplayedpixel.TheF1D,F2D,
andFRMDbitsindicatethecompletionoffieldsorframesandmayneedtobeclearedbytheDSPto
preventaDCNAinterruptfrombeinggenerated,dependingontheselectedframeoperation.TheF1D,
F2D,andFRMDbitsaresetwhenthefinalpixelfromtheappropriatefieldhasbeensenttotheoutput
pad.
Thevideodisplaystatusregister(VDSTAT)isshowninFigure4-31anddescribedinTable4-6.
VideoDisplayPort 122SPRUEM1–May2007
SubmitDocumentationFeedback