www.ti.com
Buffer A (2560 bytes)
YDSTA
VDOUT[9−2]
64
8
Display FIFO A
Buffer B (2560 bytes)
YDSTB
VDOUT[19−12]
64
8
Display FIFO B
Data Buffer (5120 bytes)
YDSTA
VDOUT[19−2]
64
16
Display FIFO
VideoPortFIFO
Forlockedrawvideo,theFIFOissplitintochannelAandB.Thechannelsarelockedtogetheranduse
thesameclockandcontrolsignals.Eachchannelusesasinglebufferandwriteregister(YDSTx)as
showninFigure1-8.
For16-bitrawvideo,theFIFOisconfiguredasasinglebuffer,asshowninFigure1-9.TheFIFOoutputs
dataonVDOUT[19-2].TheFIFOhasasinglereadpointerandwriteregister(YDSTA).
Figure1-8.8-BitLockedRawVideoDisplayFIFOConfiguration
Figure1-9.16-BitRawVideoDisplayFIFOConfiguration
24OverviewSPRUEM1–May2007
SubmitDocumentationFeedback