Filter
Top Products
Rev.2.00 Nov 28, 2005 page 322 of 378
REJ09B0124-0200
M16C/6N Group (M16C/6NK, M16C/6NM) 22. Electric Characteristics (Normal-ver.)
Under development
This document is under development and its contents are subject to change.
Figure 22.15 Timing Diagram (3)
BCLK
CSi
t
d(BCLK-CS)
30ns.max
ADi
30ns.max
ALE
30ns.max
-4ns.min
RD
30ns.max
t
h(BCLK-RD)
0ns.min
t
h(BCLK-AD)
4ns.min
t
h(BCLK-CS)
4ns.min
Hi-Z
DBi
t
h(RD-DB)
0ns.min
0ns.min
t
h(RD-AD)
BHE
tcyc
Read timing
t
d(BCLK-AD)
t
d(BCLK-ALE)
t
h(BCLK-ALE)
t
SU(DB-RD)
t
d(BCLK-RD)
50ns.min
t
ac1(RD-DB)
Memory Expansion Mode and Microprocessor Mode
(For setting with no wait)
WR,WRL,
WRH
30ns.max
t
h(BCLK-WR)
0ns.min
BCLK
CSi
t
d(BCLK-CS)
30ns.max
ADi
t
d(BCLK-AD)
30ns.max
ALE
30ns.max
t
d(BCLK-ALE)
t
h(BCLK-ALE)
-4ns.min
t
h(BCLK-AD)
4ns.min
t
h(BCLK-CS)
4ns.min
tcyc
t
h(WR-AD)
BHE
t
d(BCLK-DB)
40ns.max
4ns.min
t
h(BCLK-DB)
t
d(DB-WR)
(0.5 ✕ tcyc-40)ns.min
t
h(WR-DB)
DBi
Write timing
t
d(BCLK-WR)
Hi-Z
(0.5 ✕ tcyc-60)ns.max
(0.5 ✕ tcyc-10)ns.min
tcyc =
1
f(BCLK)
Measuring conditions :
VCC = 3.3 V
Input timing voltage : V
IL = 0.6 V, VIH = 2.7 V
Output timing voltage : V
OL = 1.65 V, VOH = 1.65 V
(0.5 ✕ tcyc-10)ns.min
VCC = 3.3V